Low-Drift/Low-Noise Dc Amplifier


Posted on Apr 13, 2012

Figure 39-2`s circuit combines a low-noise op amp, IC1, with a chopper-based carrier-modulation scheme to


Low-Drift/Low-Noise Dc Amplifier
Click here to download the full size of the above Circuit.

achieve a low-noise, low-drift dc amplifier whose performance exceeds any currently available monolithic amplifier. The amplifier"s offset is less than 1, and its drift is less than 0.05 /iV/°C. This circuit has noise within a 10-Hz bandwidth less than 40 nV. The amplifier"s bias current, which is set by the bipolar input of IC1, is about 25 nA. The 74C04 inverters (IC3 to IC6) form a simple 2-phase square-wave clock that runs at about 350 Hz. The complementary oscillator signals ( and O2) provide drive to SI and S2, respectively, causing a chopped version of the input to appear at ICl"s input. IC1 amplifies this ac signal. S3 and S4 synchronously demodulate ICl"s square-wave output. Because S3 and S4 switch synchronously with SI and S2, the circuit presents proper amplitude and polarity information to IC2, the dc output amplifier. This output stage integrates the square wave to provide a dc voltage output. Rl and R2 divide the output and feed it back to the input chopper where the divided output serves as a zero signal reference. The ratio of Rl and R2 sets the gain, in this case to 1000.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Tunable IF with TDA7000
AVR Programmer with ATMega8-16
Low-pass filter
Electronic Spy Bug Circuit
4 order filter with a single IC project PCB
emergency light circuit diagram
LM2005 20 watt amp electronic circuit design project
Night Light Saver
AFSK Modem
Turning gear from idling stop circuit diagram



Top