Analog Delay Line (Echo And Reverb)


Posted on Jun 14, 2012

This circuit uses an SAD 512D (Reticon) chip, which is a 512-stage analog shift register. By varying th


Analog Delay Line (Echo And Reverb)
Click here to download the full size of the above Circuit.

e clock frequency between 5 and 50 kHz, delay time can be set between 51.2 and 5.12 ms. The clock frequency must be at least twice the highest audio frequency.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

DC motor PWM speed control
Camera Trip Circuit
Lithium Ion Lithium Poly Charger by LM317
microphone Oktava MK 219
ICL7665S CMOS Micropower Over/Under Voltage Detector
DC Analysis of a MOSFET Transistor Circuit
Hydraulic system
HI-FI integrated amplifier TDA7294-02 circuit



Top