Bus masters diagram


Posted on Feb 7, 2014

It is possible to add bus masters to the system, but a different bus architecture would be required, since the Integrator/CP uses the AHB-Lite bus protocol, which allows only one bus master (the ARM CPU core). One way to add bus masters in a Logic Tile would be to instantiate a bridge in the IM-LT3 FPGA, and splitting the Z[127:0] bus at the IM-LT3.


Bus masters diagram
Click here to download the full size of the above Circuit.

The custom masters (and slaves) could then exist on the upper segment of this bus, and the Integrator/CP's AHB-Lite System bus would continue to exist on the lower segment of the bus.




Leave Comment

characters left:

Related Circuits

  • New Circuits

    .

     


    Popular Circuits

    Heart rate monitor
    Electronic-thermometer
    BC337 Light Relay Switch By BC547 &
    System Modeler
    Arduino Runing On && Charging NiMH batteries
    analyser
    light activated relay
    ir remote extender circuit
    Vehicle Detector
    Quick Counter For Young Children
    Cheap I2C bus control stereo decoder TDA9853H
    A feedback circuit and the differential input stage bias circuit is provided separately



    Top