DIVIDE BY ODD NUMBER COUNTER


Posted on Feb 7, 2014

This circuit symmetrically divides an input by virtually any odd number. The circuit contains n+l/2 clocks twice to achieve the desired divisor. By selecting the proper n, which is the decoded output of the 74LS161 counter, you can obtain diisors from 3 to 31. This circuit divides by 25; you can obtain higher divisors by cascading additional LS161


DIVIDE BY ODD NUMBER COUNTER
Click here to download the full size of the above Circuit.

counters. The counter and IC5A form the n+l/2 counter. Once the counter reaches the decoded counts, n, IC5A ticks off an additional 1/2 clock, which clears the counter and puts it in hold. Additionally, IC5A clocks IC5B, which changes the dock phasing through the X0R gate, IC1. The next edge of the input clocks IC5A, which reenables the counter to start counting for an additional n+l/2 cycles.





Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

500kHz to 4 MHz Converter
Automotive Electrical Tester
Add 12V Output To 5V Buck Regulator Circuit
Laser-diode-pulsers
DEMODULATOR circuit
Mains Slave Switcher II
2450MHz end-stage linear power amplifier configuration of the circuit diagram RF2126



Top