SCR UJI TIME DELAY

  
Inside:
Repository
Timing interval is initiated by applying power, and is determined by RT-CT. At end of interval, unijunction transistor triggers silicon controlled rectifier, to apply essentially full supply voltage to load. Delay range is from 0. 4millisec to 1 minute. -`Transistor Manual, ` Seventh Edition, General Electric Co. 1964, p 321.
SCR UJI TIME DELAY - schematic




Leave Comment

characters left:

New Circuits

.