

8-Pin, 8-Bit CMOS Microcontroller with A/D Converter and EEPROM Data Memory

Devices:

PIC12CE673 and PIC12CE674 are 8-bit OTP microcontrollers with 8-bit A/D Converter and EEPROM data memory packaged in 8-lead packages. They are based on the 14-bit PICmicro[™] MCU architecture.

High-Performance RISC CPU:

- · Only 35 single word instructions to learn
- All instructions are single cycle (400 ns) except for program branches which are two-cycle
- Operating speed: DC 10 MHz clock input DC - 400 ns instruction cycle


	Memory						
Device	Program	Data RAM	Data EEPROM				
PIC12CE673	1024 x 14	128 x 8	16 x 8				
PIC12CE674	2048 x 14	128 x 8	16 x 8				

- 14-bit wide instructions
- · 8-bit wide data path
- Interrupt capability
- · Special function hardware registers
- · 8-level deep hardware stack
- Direct, indirect and relative addressing modes for data and instructions

Peripheral Features:

- 8-bit real time clock/counter (TMR0) with 8-bit programmable prescaler
- Interrupt on pin change (GP0, GP1, GP3)
- 1,000,000 erase/write cycle EEPROM data memory
- EEPROM data retention > 40 years
- · Four-channel, 8-bit A/D converter

Pin Diagram:



Special Microcontroller Features:

- In-Circuit Serial Programming (ICSP™)
- Internal 4 MHz oscillator with programmable calibration
- · Selectable clockout
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code protection
- · Power saving SLEEP mode
- Internal pull-ups on I/O pins (GP0, GP1)
- Internal pull-up on MCLR pin
- · Selectable oscillator options:
 - INTRC: Precision internal 4 MHz oscillator
 - EXTRC: External low-cost RC oscillator
 - XT: Standard crystal/resonator
 - HS: High speed crystal/resonator
 - LP: Power saving, low frequency crystal

CMOS Technology:

- Low-power, high-speed CMOS EPROM/ EEPROM technology
- Fully static design
- Wide operating voltage range 2.5V to 5.5V
- Commercial, Industrial, and Extended temperature ranges
- Low power consumption
 2 mA @ 5V, 4 MHz
 - 15 μA typical @ 3V, 32 kHz
 - < 1 µA typical standby current

Table of Contents

1.0 General Description 2.0 PIC12CE67X Device Varieties 3.0 Architectural Overview 4.0 Memory Organization 5.0 V/O Port	3
2.0 PIC12CE67X Device Varieties	5
3.0 Architectural Overview	7
4.0 Memory Organization	11
5.0 I/O Port	25
6.0 EEPROM Peripheral Operation	27
5.0 I/O Port 6.0 EEPROM Peripheral Operation 7.0 Timer0 Module	31
Analog-to-Digital Converter (A/D) Module B.0 Analog-to-Digital Converter (A/D) Module B.0 Special Features of the CPU	37
9.0 Special Features of the CPU	45
10.0 Instruction Set Summary	61
11.0 Development Support	75
12.0 Electrical Characteristics for PIC12CE67X	79
13.0 DC and AC Characteristics - PIC12CE67X	95
14.0 Packaging Information	. 101
Appendix A: Code for Accessing EEPROM Data Memory	. 105
ndex	107
On-Line Support	111
PIC12CE67X Product Identification System	. 113

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

1.0 GENERAL DESCRIPTION

The PIC12CE67X devices are low-cost, high-performance, CMOS, fully-static, 8-bit microcontroller with integrated analog-to-digital (A/D) converter and EEPROM data memory in the PIC12CEXXX Microcontroller family.

All PICmicro[™] microcontrollers employ an advanced RISC architecture. The PIC12CE67X microcontrollers have enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches which require two cycles. A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC12CE67X microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The PIC12CE67X devices have 128 bytes of RAM, 16 bytes of EEPROM data memory, 5 I/O pins and 1 input pin. In addition a timer/counter is available. Also a 4-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, etc.

The PIC12CE67X device has special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. The PIC12CE67X products are equipped with special features that reduce system cost and power requirements. The Power-On Reset (POR), Power-up Timer (PWRT), and Oscillator Start-up Timer (OST) eliminate the need for external reset circuitry. There are five oscillator configurations to choose from. including INTRC precision internal oscillator mode and the power-saving LP (Low Power) oscillator. Power saving SLEEP mode, Watchdog Timer and code protection features improve system cost, power and reliability. The SLEEP (power-down) feature provides a power saving mode. The user can wake up the chip from SLEEP through several external and internal interrupts and resets.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lockup.

A UV erasable windowed package version is ideal for code development while the cost-effective One-Time-Programmable (OTP) version is suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontrollers while benefiting from the OTP's flexibility.

The PIC12CE67X device fits perfectly in applications ranging from security and remote sensors to appliance control and automotive. The EPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC12CE67X very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, communications and coprocessor applications).

1.1 Family and Upward Compatibility

The PIC12CE67X products are compatible with other members of the 14-Bit, PIC12C67X and PIC16CXXX families.

1.2 Development Support

The PIC12CE67X device is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low-cost development programmer and a full-featured programmer. A "C" compiler and fuzzy logic support tools are also available.

		PIC12C508(A)	PIC12C509(A)	PIC12CE518	PIC12CE519	PIC12C671	PIC12C672	PIC12CE673	PIC12CE67
Clock	Maximum Frequency of Operation (MHz)	4	4	4	4	10	10	10	10
Memory	EPROM Program Memory	512 x 12	1024 x 12	512 x 12	1024 x 12	1024 x 14	2048 x 14	1024 x 14	2048 x 14
veniory	RAM Data Memory (bytes)	25	41	25	41	128	128	128	128
	EEPROM Data Memory (bytes)	_	_	16	16	_	_	16	16
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0
	A/D Con- verter (8-bit) Channels	_	_	_	_	4	4	4	4
	Wake-up from SLEEP on pin change	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	Interrupt Sources	_	_			4	4	4	4
eatures	I/O Pins	5	5	5	5	5	5	5	5
	Input Pins	1	1	1	1	1	1	1	1
	Internal Pull-ups	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	Number of Instructions	33	33	33	33	35	35	35	35
	Packages	8-pin DIP, JW, SOIC	8-pin DIP, JW	8-pin DIP, JW					

All PIC12CXXX & PIC12CEXXX devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

All PIC12CXXX & PIC12CEXXX devices use serial programming with data pin GP0 and clock pin GP1.

2.0 PIC12CE67X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC12CE67X Product Identification System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

For the PIC12CE67X, the device "type" is indicated in the device number:

 CE, as in PIC12CE671. These devices have OTP program memory, EEPROM data memory and operate over the standard voltage range.

2.1 UV Erasable Devices

The UV erasable version, offered in windowed package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Microchip's PICSTART[®] Plus and PRO MATE[®] programmers both support the PIC12CE67X. Third party programmers also are available; refer to the Microchip Third Party Guide for a list of sources.

Note:	Please note that erasing the device will also erase the pre-programmed internal calibration value for the internal oscillator.
	The calibration value must be saved prior to erasing the part.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.3 Quick-Turn-Programming (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turn Programming</u> (SQTPSM) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random, or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password, or ID number.

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC12CE67X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC12CE67X uses a Harvard architecture, in which program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture in which program and data are fetched from the same memory using the same bus. Separating program and data buses also allow instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 14bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, all instructions (35) execute in a single cycle (1 µs @ 4 MHz) except for program branches.

The table below lists program memory (EPROM), data memory (RAM), and non-volatile memory (EEPROM) for each PIC12CE67X device.

Device	Program Memory	RAM Data Memory	EEPROM Data Memory	
PIC12CE673	1K x 14	128 x 8	16x8	
PIC12CE674	2K x 14	128 x 8	16x8	

The PIC12CE67X can directly or indirectly address its register files or data memory. All special function registers, including the program counter, are mapped in the data memory. The PIC12CE67X has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC12CE67X simple yet efficient. In addition, the learning curve is reduced significantly.

PIC12CE67X devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between the data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow bit and a digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

FIGURE 3-1: PIC12CE67X BLOCK DIAGRAM




TABLE 3-1:	PIC12CE67X PINOUT DESCRIPTION
------------	-------------------------------

Name	DIP Pin #	SOIC Pin #	I/O/P Type	Buffer Type	Description
GP0/AN0	7	7	I/O	TTL/ST	Bi-directional I/O port/serial programming data/analog input 0. Can be software programmed for internal weak pull-up and interrupt on pin change. This buffer is a Schmitt Trigger input when used in serial program- ming mode.
GP1/AN1/VREF	6	6	I/O	TTL/ST	Bi-directional I/O port/serial programming clock/analog input 1/voltage reference. Can be software pro- grammed for internal weak pull-up and interrupt on pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
GP2/T0CKI/AN2/INT	5	5	I/O	ST	Bi-directional I/O port/analog input 2. Can be config- ured as T0CKI or external interrupt.
GP3/MCLR/Vpp	4	4	I	TTL	Input port/master clear (reset) input/programming voltage input. When configured as $\overline{\text{MCLR}}$, this pin is an active low reset to the device. Voltage on $\overline{\text{MCLR}}/\text{VPP}$ must not exceed VDD during normal device operation. Can be software programmed for internal weak pull-up and interrupt on pin change. Weak pull-up always on if configured as $\overline{\text{MCLR}}$.
GP4/OSC2/AN3/ CLKOUT	3	3	I/O	TTL	Bi-directional I/O port/oscillator crystal output/analog input 3. Connections to crystal or resonator in crystal oscillator mode (XT and LP modes only, GPIO in other modes). In EXTRC and INTRC modes, the pin output can be configured to CLKOUT which has 1/4 the fre- quency of OSC1 and denotes the instruction cycle rate.
GP5/OSC1/CLKIN	2	2	I/O	TTL/ST	Bidirectional IO port oscillator crystal input/external clock source input (GPIO in INTRC mode only, OSC1 in all other oscillator modes). Schmitt trigger in EXTRC mode only.
Vdd	1	1	Р	_	Positive supply for logic and I/O pins
Vss	8	8	Р	_	Ground reference for logic and I/O pins

Legend: I = input, O = output, I/O = input/output, P = power, — = not used, TTL = TTL input, ST = Schmitt Trigger input

3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



tion is "flushed" from the pipeline while the new instruction is being fetched and then executed.

4.0 MEMORY ORGANIZATION


4.1 Program Memory Organization

The PIC12CE67X has a 13-bit program counter capable of addressing an 8K x 14 program memory space.

For the PIC12CE673 the first 1K x 14 (0000h-03FFh) is implemented.

For the PIC12CE674, the first $2K \times 14$ (0000h-07FFh) is implemented. Accessing a location above the physically implemented address will cause a wraparound. The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PIC12CE67X PROGRAM MEMORY MAP AND STACK



4.2 Data Memory Organization

The data memory is partitioned into two Banks which contain the General Purpose Registers and the Special Function Registers. Bit RP0 is the bank select bit.

RP0 (STATUS<5>) = $1 \rightarrow \text{Bank } 1$

RP0 (STATUS<5>) = $0 \rightarrow Bank 0$

Each Bank extends up to 7Fh (128 bytes). The lower locations of each Bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers implemented as static RAM. Both Bank 0 and Bank 1 contain special function registers. Some "high use" special function registers from Bank 0 are mirrored in Bank 1 for code reduction and quicker access.

Also note that F0h through FFh on the PIC12CE67X is mapped into Bank 0 registers 70h-7Fh.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR (Section 4.5).

FIGURE 4-2: PIC12CE67X REGISTER FILE MAP

File Address	3		File Address
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h
01h	TMR0	OPTION	
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	GPIO	TRIS	85h
06h			86h
07h			87h
08h			
09h			
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh			8Dh
0Eh		PCON	8Eh
0Fh		OSCCAL	8Fh
10h			90h
11h			91h
12h			92h
13h			93h
14h			94h
15h			95h
16h			96h
17h			97h
18h			98h
19h			99h
1Ah			9Ah
1Bh			9Bh
1Ch			9Ch
1Dh			9Dh
1Eh	ADRES		9Eh
1Fh	ADCON0	ADCON1	9Fh
20h		General Purpose	A0h
		Register	
	General		BFh C0h
	Purpose Register		COIL
	-		EFh
70h		Mapped	F0h
		in Bank 0	
7Fh	Bank 0	Bank 1	_ FFh
	Dank U	Dailk I	
L á	Jnimplemented dat as '0'. Not a physical regis	-	ns, read

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM.

The special function registers can be classified into two sets (core and peripheral). Those registers associated with the "core" functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other Resets ⁽³⁾
Bank 0											
00h ⁽¹⁾	INDF	Addressing	this location	uses conter	nts of FSR to	address dat	a memory (n	ot a physica	l register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	dule's registe	r						xxxx xxxx	uuuu uuuu
02h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signi	ficant Byte					0000 0000	0000 0000
03h ⁽¹⁾	STATUS	IRP ⁽⁴⁾	RP1 ⁽⁴⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000g guuu
04h ⁽¹⁾	FSR	Indirect data	a memory ac	dress pointe	er					XXXX XXXX	uuuu uuuu
05h	GPIO	SCL	SDA	GP5	GP4	GP3	GP2	GP1	GP0	11xx xxxx	11uu uuuu
06h	—	Unimpleme	nted							—	—
07h	—	Unimpleme	nted							—	—
08h	—	Unimpleme	nted							—	—
09h	—	Unimpleme	nted							—	—
0Ah ^(1,2)	PCLATH	—	—	—	Write Buffer	for the uppe	er 5 bits of th	e Program C	ounter	0 0000	0 0000
0Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	GPIE	TOIF	INTF	GPIF	0000 000x	0000 000u
0Ch	PIR1	—	ADIF	—	—	—	-	_	—	-0	-0
0Dh	—	Unimpleme	Jnimplemented								—
0Eh	—	Unimpleme	nted							—	—
0Fh	-	Unimpleme	nted							—	—
10h	_	Unimpleme	nted							_	_
11h	-	Unimpleme	nted							—	—
12h	-	Unimpleme	nted							—	_
13h	—	Unimpleme	nted							—	—
14h	—	Unimpleme	nted							—	—
15h	-	Unimpleme	nted							—	_
16h	-	Unimpleme	nted							—	—
17h	-	Unimpleme	Inimplemented							—	_
18h	_	Unimpleme	Jnimplemented							_	_
19h	-	Unimplemented						—	_		
1Ah	-	Unimpleme	nted							—	_
1Bh	-	Unimpleme	nted							—	—
1Ch	—	Unimpleme	nted							—	_
1Dh	_	Unimpleme	nted							-	_
1Eh	ADRES	A/D Result	Register							xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	r	CHS1	CHS0	GO/DONE	r	ADON	0000 0000	0000 0000

TABLE 4-1: PIC12CE67X SPECIAL FUNCTION REGISTER SUMMARY

 $\label{eq:Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0', r = reserved. \\ Shaded locations are unimplemented, read as '0'.$

Note 1: These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

4: The IRP and RP1 bits are reserved on the PIC12CE67X, always maintain these bits clear.

TABLE	4-1:	PIC12C	E67X SH	PECIAL	FUNCTIO	ON REGI	STER SU	JMMAR	(CON	I.)	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other Resets ⁽³⁾
Bank 1			•	•						•	•
80h ⁽¹⁾	INDF	Addressing	this location	uses conter	nts of FSR to	address dat	a memory (n	ot a physica	l register)	0000 0000	0000 0000
81h	OPTION	GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signi	ficant Byte					0000 0000	0000 0000
83h ⁽¹⁾	STATUS	IRP ⁽⁴⁾	RP1 ⁽⁴⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h ⁽¹⁾	FSR	Indirect data	a memory ad	dress pointe	ər					xxxx xxxx	uuuu uuuu
85h	TRIS	_	_	GPIO Data	Direction Re	gister				0011 1111	0011 1111
86h	_	Unimpleme	nted							-	_
87h	_	Unimpleme	nted							-	_
88h	_	Unimpleme	nted							-	—
89h	_	Unimpleme	nted							-	_
8Ah ^(1,2)	PCLATH	_	_	_	Write Buffe	r for the uppe	er 5 bits of th	e PC		0 0000	0 0000
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 000x	0000 000x
8Ch	PIE1	_	ADIE	_	_	_	_	_	_	-0	-0
8Dh	_	Unimpleme	nted							-	_
8Eh	PCON	-	-	-	-	—	_	POR	_	0-	u-
8Fh	OSCCAL	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	—	_	1000 00	uuuu uu
90h	—	Unimpleme	nted							-	-
91h	—	Unimpleme	nted							-	—
92h	—	Unimpleme	nted							-	—
93h	—	Unimpleme	nted							-	—
94h	—	Unimpleme	nted							_	—
95h	—	Unimpleme	nted							-	—
96h	—	Unimpleme	nted							_	—
97h	—	Unimpleme	nted							-	—
98h	—	Unimpleme	Unimplemented							-	—
99h	— Unimplemented								-	—	
9Ah	— Unimplemented								-	—	
9Bh	_	Unimpleme	nted							-	_
9Ch	—	Unimpleme	nted							_	—
9Dh	—	Unimpleme	nted							-	-
9Eh	_	Unimpleme	nted							-	-
9Fh	ADCON1	-	-	-	-	-	PCFG2	PCFG1	PCFG0	000	000

TABLE 4-1: PIC12CE67X SPECIAL FUNCTION REGISTER SUMMARY (CONT.)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

4: The IRP and RP1 bits are reserved on the PIC12CE67X, always maintain these bits clear.

4.2.2.1 STATUS REGISTER

The STATUS register, shown in Figure 4-3, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: Bits IRP and RP1 (STATUS<7:6>) are not used by the PIC12CE67X and should be maintained clear. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

IRP	RP1	RP0	TO	PD	Z	R/W-x DC	С	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	1 = Bank 2 0 = Bank 0	2, 3 (100h), 1 (00h -	- 1FFh) FFh)		ndirect addr this bit clea	0,		
bit 6-5:	11 = Bank 10 = Bank 01 = Bank 00 = Bank	3 (180h - 2 (100h - 1 (80h - F 0 (00h - 7	1FFh) 17Fh) Fh) Fh)	·	ed for direct		.,	clear.
bit 4:	TO: Time-0 1 = After p 0 = A WDT	ower-up, (struction, c	or SLEEP ins	truction		
bit 3:	PD: Power 1 = After p 0 = By exe	ower-up o						
bit 2:		sult of an a		• •	peration is z			
bit 1:	1 = A carry	/-out from	the 4th lo	w order bit	, SUBLW , SUI t of the resu bit of the res	It occurred		orrow the polarity is reversed)
bit 0:	$1 = A carry0 = No carNote: For \overline{b}$	/-out from ry-out from porrow the erand. For	the most n the mos polarity is	significant t significar s reversed		sult occurr result occu on is exect	ed rred uted by ado	ling the two's complement of the either the high or low order bit o

FIGURE 4-3: STATUS REGISTER (ADDRESS 03h, 83h)

4.2.2.2 OPTION REGISTER

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the External INT Interrupt, TMR0, and the weak pull-ups on GPIO. Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer by setting bit PSA (OPTION<3>).

FIGURE 4-4: OPTION REGISTER (ADDRESS 81h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
GPPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	R = Readable bit				
bit7							bit0	 W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset 				
bit 7:	GPPU: Weak pullup enable 1 = Weak pullups disabled 0 = Weak pullups enabled (GP0, GP1, GP3)											
bit 6:	INTEDG: Interrupt edge 1 = Interrupt on rising edge of GP2/INT pin 0 = Interrupt on falling edge of GP2/INT pin											
bit 5:	TOCS: TMR0 Clock Source Select bit 1 = Transition on GP2/T0CKI/AN2 pin 0 = Internal instruction cycle clock (CLKOUT)											
bit 4:		ent on hi	gh-to-low	transition	on GP2/T00 on GP2/T00							
bit 3:	PSA: Pres 1 = Presca 0 = Presca	ler is ass	igned to t	he WDT	module							
bit 2-0:	PS2:PS0:	Prescale	r Rate Sel	ect bits								
	Bit Value	TMR0 R	ate WD	r Rate								
	000 001 010 011 100 101 110 111	1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 12 1 : 25	2 1 : 4 1 : 28 1 :	2 4								

4.2.2.3 INTCON REGISTER

The INTCON Register is a readable and writable register which contains various enable and flag bits for the TMR0 register overflow, GPIO Port change and External GP2/INT Pin interrupts. **Note:** Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

FIGURE 4-5: INTCON REGISTER (ADDRESS 0Bh, 8Bh)


GIE	PEIE	R/W-0 T0IE	R/W-0 INTE	R/W-0 GPIE	R/W-0 T0IF	INTE	R/W-x GPIF	R = Readable bit
pit7							bitO	 W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR reset
bit 7:	1 = Enabl	oal Interrup les all un-r les all inte	nasked in					
bit 6:	1 = Enabl	ripheral In les all un-r les all per	nasked pe	eripheral ir	nterrupts			
bit 5:	1 = Enabl	R0 Overflo les the TM les the TM	R0 interru	ıpt	bit			
bit 4:	1 = Enabl		ernal inter	rupt on G	P2/INT pin P2/INT pin			
bit 3:	1 = Enabl	PIO Interru les the GP les the GF	IO Interru	pt on Cha	nge			
bit 2:	1 = TMRC	R0 Overflo) register h) register o	as overflo	wed (mus	t be cleared	d in softwa	re)	
bit 1:	1 = The e		errupt on	GP2/INT p	oin occurrec oin did not o	· ·	cleared in s	software)
bit 0:			iP3 pins c	hanged st	ate (must b		n software)	1

4.2.2.4 PIE1 REGISTER

This register contains the individual enable bits for the Peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

FIGURE 4-6: PIE1 REGISTER (ADDRESS 8Ch)




4.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the Peripheral interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.


FIGURE 4-7: PIR1 REGISTER (ADDRESS 0Ch)



4.2.2.6 PCON REGISTER

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR), an external MCLR Reset, and WDT Reset.


FIGURE 4-8: PCON REGISTER (ADDRESS 8Eh)



4.2.2.7 OSCCAL REGISTER

The Oscillator Calibration (OSCCAL) register is used to calibrate the internal 4 MHz oscillator. It contains six bits for calibration. Increasing the cal value increases the frequency.

FIGURE 4-9: OSCCAL REGISTER (ADDRESS 8Fh)



4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any reset, the PC is cleared. Figure 4-10 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).




FIGURE 4-10: LOADING OF PC IN DIFFERENT SITUATIONS

4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note "Implementing a Table Read" (AN556).

4.3.2 STACK

The PIC12CE67X family has an 8 level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

	There are no status bits to indicate stack overflow or stack underflow conditions.							
Ci th R tiu	here are no instructions/mnemonics alled PUSH or POP. These are actions nat occur from the execution of the CALL, ETURN, RETLW, and RETFIE instruc- ons, or the vectoring to an interrupt ddress.							

4.4 Program Memory Paging

The PIC12CE67X ignores both paging bits PCLATH<4:3>, which are used to access program memory when more than one page is available. The use of PCLATH<4:3> as general purpose read/write bits for the PIC12CE67X is not recommended since this may affect upward compatibility with future products.

4.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = '0') will read 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-11. However, IRP is not used in the PIC12CE67X.

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 4-1.

EXAMPLE 4-1: INDIRECT ADDRESSING

n	novlw	0x20	;initialize pointer
n	novwf	FSR	;to RAM
NEXT C	clrf	INDF	clear INDF register
i	lncf	FSR,F	;inc pointer
k	otfss	FSR,4	;all done?
ç	goto	NEXT	;no clear next
CONTINUE			
:			;yes continue




FIGURE 4-11: DIRECT/INDIRECT ADDRESSING

NOTES:

5.0 I/O PORT

As with any other register, the I/O register can be written and read under program control. However, read instructions (e.g., MOVF GPIO, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance) since the I/O control registers are all set.

5.1 <u>GPIO</u>

GPIO is an 8-bit I/O register. Only the low order 6 bits are used (GP5:GP0). Bits 6 and 7 (SDA and SCL) are used by the EEPROM peripheral. Refer to Section 6.0 and Appendix A for use of SDA and SCL. Please note that GP3 is an input only pin. The configuration word can set several I/O's to alternate functions. When acting as alternate functions the pins will read as '0' during port read. Pins GP0, GP1, and GP3 can be configured with weak pull-ups and also with interrupt on change. The interrupt on change and weak pull-up functions are not pin selectable. If pin 4 is configured as MCLR, the weak pull-up is always on. Interrupt on change for this pin is not set and GP3 will read as '0'. Interrupt on change is enabled by setting INTCON<3>. Note that external oscillator use overrides the GPIO functions on GP4 and GP5.

5.2 TRIS Register

This register controls the data direction for GPIO. A '1' from a TRIS register bit puts the corresponding output driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. The exceptions are GP3 which is input only and its TRIS bit will always read as '1'.

Note:	A read of the ports reads the pins, not the output data latches. That is, if an output
	driver on a pin is enabled and driven high,
	but the external system is holding it low, a
	read of the port will indicate that the pin is
	low.


Upon reset, the TRIS register is all '1's, making all pins inputs.

5.3 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 5-2. All port pins, except GP3 which is input only, may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g., MOVF GPIO, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except GP3) can be programmed individually as input or output.

Note: On a Power-on Reset, GP0, GP1, GP2, GP4 are configured as analog inputs and read as '0'.

FIGURE 5-1: EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other Resets
85h	TRIS	—	_	GPIO Da	GPIO Data Direction Register						11 1111
81h	OPTION	GPPU	INTEDG	T0CS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
03h	STATUS	IRP ⁽¹⁾	RP1 ⁽¹⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
05h	GPIO	SCL	SDA	GP5	GP4	GP3	GP2	GP1	GP0	11xx xxxx	11uu uuuu

Legend: Shaded cells not used by Port Registers, read as '0', — = unimplemented, read as '0', x = unknown, u = unchanged, q = see tables in Section 9.4 for possible values.

Note 1: The IRP and RP1 bits are reserved on the PIC12CE67X, always maintain these bits clear.

TABLE 5-1: SUMMARY OF PORT REGISTERS

5.4 I/O Programming Considerations

5.4.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of GPIO will cause all eight bits of GPIO to be read into the CPU. Then the BSF operation takes place on bit5 and GPIO is written to the output latches. If another bit of GPIO is used as a bi-directional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin. overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched to an output, the content of the data latch may now be unknown.

Reading the port register, reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (ex. BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch. Example 5-1 shows the effect of two sequential readmodify-write instructions on an I/O port.

EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

;Initia	l GPIO Set	tings							
; GPIO<	5:3> Input	s							
; GPIO<	2:0> Outpu	its							
;									
;		GPIO latch	GPIO pins						
;									
BCF	GPIO, 5	;01 -ppp	11 pppp						
BCF	GPIO, 4	;10 -ppp	11 pppp						
MOVLW	007h	;							
TRIS	GPIO	;10 -ppp	11 pppp						
;									
	1	,							

;Note that the user may have expected the pin ;values to be --00 pppp. The 2nd BCF caused ;GP5 to be latched as the pin value (High).

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.




FIGURE 5-2: SUCCESSIVE I/O OPERATION

6.0 EEPROM PERIPHERAL OPERATION

The PIC12CE673 and PIC12CE674 each have 16 bytes of EEPROM data memory. The EEPROM memory has an endurance of 1,000,000 erase/write cycles and a data retention of greater than 40 years. The EEPROM data memory supports a bi-directional 2-wire bus and data transmission protocol. These two-wires are serial data (SDA) and serial clock (SCL), that are mapped to bit6 and bit7, respectively, of the GPIO register (SFR 06h). Unlike the GP0-GP5 that are connected to the internal EEPROM peripheral. For most applications, all that is required is calls to the following functions:

```
; Byte_Write: Byte write routine
       Inputs: EEPROM Address
;
                                 EEADDR
;
              EEPROM Data
                                 EEDATA
       Outputs: Return 01 in W if OK, else
;
                  return 00 in W
:
; Read Current: Read EEPROM at address
currently held by EE device.
       Inputs: NONE
;
:
       Outputs:
                EEPROM Data
                                EEDATA
                  Return 01 in W if OK, else
:
                  return 00 in W
;
; Read_Random: Read EEPROM byte at supplied
address
       Inputs: EEPROM Address
;
                                 EEADDR
;
       Outputs: EEPROM Data EEDATA
;
                  Return 01 in W if OK,
                  else return 00 in W
```

The code for these functions is not yet determined, but will be available on our web site (www.microchip.com) when it is completed. The code will be accessed by either including the source code FLASH67X.INC or by linking FLASH67X.ASM.

6.0.1 SERIAL DATA

SDA is a bi-directional pin used to transfer addresses and data into and data out of the device.

For normal data transfer SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

6.0.2 SERIAL CLOCK

This SCL input is used to synchronize the data transfer from and to the EEPROM.

6.1 BUS CHARACTERISTICS

The following **bus protocol** is to be used with the EEPROM data memory. In this section, the term "processor" is used to denote the portion of the PIC12CE67X that interfaces to the EEPROM via software.

• Data transfer may be initiated only when the bus is not busy.

During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (Figure 6-1).

6.1.1 BUS NOT BUSY (A)

Both data and clock lines remain HIGH.

6.1.2 START DATA TRANSFER (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

6.1.3 STOP DATA TRANSFER (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

6.1.4 DATA VALID (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the processor device and is theoretically unlimited.


6.1.5 ACKNOWLEDGE


The EEPROM, when addressed, will generate an acknowledge after the reception of each byte. The processor must generate an extra clock pulse which is associated with this acknowledge bit.

Note: Acknowledge bits are not generated if an internal programming cycle is in progress.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. The processor must signal an end of data to the EEPROM by not generating an acknowledge bit on the last byte that has been clocked out of the EEPROM. In this case, the EEPROM must leave the data line HIGH to enable the processor to generate the STOP condition (Figure 6-2).

FIGURE 6-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS






6.2 Device Addressing

After generating a START condition, the processor transmits a control byte consisting of a EEPROM address and a Read/Write bit that indicates what type of operation is to be performed. The EEPROM address consists of a 4-bit device code (1010) followed by three don't care bits.

The last bit of the control byte determines the operation to be performed. When set to a one a read operation is selected, and when set to a zero a write operation is selected. (Figure 6-3). The bus is monitored for its corresponding EEPROM address all the time. It generates an acknowledge bit if the EEPROM address was true and it is not in a programming mode.

FIGURE 6-3: CONTROL BYTE FORMAT



6.3 WRITE OPERATIONS


6.3.1 BYTE WRITE

Following the start signal from the processor, the device code (4 bits), the don't care bits (3 bits), and the R/\overline{W} bit (which is a logic low) are placed onto the bus by the processor. This indicates to the addressed EEPROM that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the processor is the word address and will be written into the address pointer. Only the lower four address bits are used by the device, and the upper four bits are don't cares. The address byte is acknowledgeable and the processor will then transmit the data word to be written into the addressed memory location. The memory acknowledges again and the processor generates a stop condition. This initiates the internal write cycle, and during this time will not generate acknowledge signals (Figure 6-5). After a byte write command, the internal address counter will not be incremented and will point to the same address location that was just written. If a stop bit is transmitted to the device at any point in the write command sequence before the entire sequence is complete, then the command will abort and no data will be written. If more than 8 data bits are transmitted before the stop bit is sent, then the device will clear the previously loaded byte and begin loading the data buffer again. If more than one data byte is transmitted to the device and a stop bit is sent before a full eight data bits have been transmitted, then the write command will abort and no data will be written. The EEPROM memory employs a Vcc threshold detector circuit which disables the internal erase/write logic if the Vcc is below minimum VDD.

6.4 ACKNOWLEDGE POLLING

Since the EEPROM will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the stop condition for a write command has been issued from the processor, the device initiates the internally timed write cycle. ACK polling can be initiated immediately. This involves the processor sending a start condition followed by the control byte for a write cycle, then no ACK will be returned. If no ACK is returned, then the start bit and control byte must be re-sent. If the cycle is complete, then the device will return the ACK and the processor can then proceed with the next read or write command. See Figure 6-4 for flow diagram.

FIGURE 6-4: ACKNOWLEDGE POLLING FLOW






FIGURE 6-5: BYTE WRITE

6.5 READ OPERATIONS

Read operations are initiated in the same way as write operations with the exception that the R/\overline{W} bit of the EEPROM address is set to one. There are three basic types of read operations: current address read, random read, and sequential read.

6.5.1 CURRENT ADDRESS READ

It contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous read access was to address n, the next current address read operation would access data from address n + 1. Upon receipt of the EEPROM address with the R/W bit set to one, the EEPROM issues an acknowledge and transmits the eight bit data word. The processor will not acknowledge the transfer but does generate a stop condition and the EEPROM discontinues transmission (Figure 6-6).

6.5.2 RANDOM READ

Random read operations allow the processor to access any memory location in a random manner. To perform this type of read operation, first the word address must be set. This is done by sending the word address to the


FIGURE 6-6: CURRENT ADDRESS READ

EEPROM as part of a write operation. After the word address is sent, the processor generates a start condition following the acknowledge. This terminates the write operation, but not before the internal address pointer is set. Then the processor issues the control byte again but with the R/W bit set to a one. It will then issue an acknowledge and transmits the eight bit data word. The processor will not acknowledge the transfer but does generate a stop condition and the EEPROM discontinues transmission (Figure 6-7). After this command, the internal address counter will point to the address location following the one that was just read.

6.5.3 SEQUENTIAL READ

Sequential reads are initiated in the same way as a random read except that after the device transmits the first data byte, the processor issues an acknowledge as opposed to a stop condition in a random read. This directs the EEPROM to transmit the next sequentially addressed 8-bit word (Figure 6-8).

To provide sequential reads, it contains an internal address pointer which is incremented by one at the completion of each read operation. This address pointer allows the entire memory contents to be serially read during one operation.







FIGURE 6-8: SEQUENTIAL READ



7.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing bit T0CS (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS (OPTION<5>). In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION<4>). Clearing

bit TOSE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.2.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by control bit PSA (OPTION<3>). Clearing bit PSA will assign the prescaler to the Timer0 module. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable. Section 7.3 details the operation of the prescaler.

7.1 <u>Timer0 Interrupt</u>

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shut off during SLEEP. See Figure 7-4 for Timer0 interrupt timing.





FIGURE 7-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALE









FIGURE 7-4: TIMER0 INTERRUPT TIMING



7.2 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

7.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type pres-

caler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.2.2 TMR0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-5 shows the delay from the external clock edge to the timer incrementing.





FIGURE 7-5: TIMER0 TIMING WITH EXTERNAL CLOCK

7.3 <u>Prescaler</u>

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 7-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.





7.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution.

Note: To avoid an unintended device RESET, the following instruction sequence (shown in Example 7-1) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

EXAMPLE 7-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

BCF	STATUS, RPO	;Bank 0
CLRF	TMR0	;Clear TMR0 & Prescaler
BSF	STATUS, RPO	;Bank 1
CLRWDT		;Clears WDT
MOVLW	b'xxxx1xxx'	;Select new prescale
MOVWF	OPTION_REG	;value & WDT
BCF	STATUS, RPO	;Bank 0

To change prescaler from the WDT to the Timer0 module use the sequence shown in Example 7-2.

EXAMPLE 7-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)

CLRWDT		;Clear WDT and
		;prescaler
BSF	STATUS, RPO	;Bank 1
MOVLW	b'xxxx0xxx'	;Select TMR0, new
		<pre>;prescale value and</pre>
MOVWF	OPTION_REG	;clock source
BCF	STATUS, RPO	;Bank 0

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
01h	TMR0	Timer0	Timer0 module's register								uuuu uuuu
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	TOIF	INTF	GPIF	0000 000x	0000 000u
81h	OPTION	GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRIS	—	—	TRIS5	TRIS4	TRIS3	TRIS2	TRIS1	TRIS0	11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

NOTES:

8.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has four analog inputs.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the GP1/AN1/VREF pin. The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)


The ADCON0 register, shown in Figure 8-1, controls the operation of the A/D module. The ADCON1 register, shown in Figure 8-2, configures the functions of the port pins. The port pins can be configured as analog inputs (GP1 can also be a voltage reference) or as digital I/O.

Note: If the port pins are configured as analog inputs (reset condition), reading the port (MOVF GP,W) results in reading '0's.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ADCS1	ADCS0	r	CHS1	CHS0	GO/DONE	r	ADON	R = Readable bit			
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset			
bit 7-6:	00 = Foso 01 = Foso 10 = Foso	c/2 c/8 c/32		sion Clock an RC ose	Select bits						
bit 5:	Reserved										
bit 4-3:	CHS1:CHS0: Analog Channel Select bits 00 = channel 0, (GP0/AN0) 01 = channel 1, (GP1/AN1) 10 = channel 2, (GP2/AN2) 11 = channel 3, (GP4/AN3)										
bit 2:	GO/DON	E: A/D Co	nversion S	Status bit							
	If ADON = 1 1 = A/D conversion in progress (setting this bit starts the A/D conversion) 0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion is complete)										
bit 1:	Reserved	ł									
bit 0:		onverter r	nodule is a nodule is s		d consumes n	o operatino	a current				

FIGURE 8-1: ADCON0 REGISTER (ADDRESS 1Fh)

FIGURE 8-2: ADCON1 REGISTER (ADDRESS 9Fh)



The ADRES register contains the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRES register, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF (PIE1<6>) is set. The block diagrams of the A/D module are shown in Figure 8-3.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine sample time, see Section 8.1. After this acquisition time has elapsed the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins / voltage reference / and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)

- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result register (ADRES), clear bit ADIF if required.
- For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.




FIGURE 8-3: A/D BLOCK DIAGRAM

8.1 A/D Sampling Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 8-4. The source impedance (RS) and the internal sampling switch (RSS) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (RSS) impedance varies over the device voltage (VDD), see Figure 8-4. The maximum recommended impedance for analog sources is 10 kΩ. After the analog input channel is selected (changed) this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 8-1 may be used. This equation assumes that 1/2 LSb error is used (512 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

EQUATION 8-1: A/D MINIMUM CHARGING TIME

 $VHOLD = (VREF - (VREF/512)) \bullet (1 - e^{(-Tc/CHOLD(Ric + RSS + RS))})$ or

 $Tc = -(51.2 \text{ pF})(1 \text{ k}\Omega + \text{Rss} + \text{Rs}) \ln(1/511)$

Example 8-1 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following system assumptions.

Rs = 10 kΩ

1/2 LSb error

 $\text{VDD} = 5\text{V} \rightarrow \text{Rss} = 7 \; \text{k}\Omega$

Temp (system max.) = 50°C

VHOLD = 0 @ t = 0

- Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
- **Note 2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
- Note 3: The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.
- Note 4: After a conversion has completed, a 2.0 TAD delay must complete before acquisition can begin again. During this time the holding capacitor is not connected to the selected A/D input channel.

EXAMPLE 8-1: CALCULATING THE MINIMUM REQUIRED SAMPLE TIME

TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient

TACQ = $5 \,\mu s + Tc + [(Temp - 25^{\circ}C)(0.05 \,\mu s/^{\circ}C)]$

 $\begin{array}{rcl} {\sf TC} = & -{\sf CHOLD} \; ({\sf Ric} + {\sf Rss} + {\sf Rs}) \; {\sf In}(1/512) \\ & -51.2 \; {\sf pF} \; (1 \; {\sf k} \Omega + 7 \; {\sf k} \Omega + 10 \; {\sf k} \Omega) \; {\sf In}(0.0020) \\ & -51.2 \; {\sf pF} \; (18 \; {\sf k} \Omega) \; {\sf In}(0.0020) \\ & -0.921 \; {\sf \mu s} \; (-6.2146) \\ & 5.724 \; {\sf \mu s} \end{array}$

10.724 μs + 1.25 μs

11.974 μs




FIGURE 8-4: ANALOG INPUT MODEL

8.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.5 TAD per 8-bit conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:

- 2Tosc
- 8Tosc
- 32Tosc
- Precision internal 4 MHz oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 8-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

8.3 Configuring Analog Port Pins

The ADCON1 and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channel will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
- Note 2: Analog levels on any pin that is defined as a digital input (including the AN3:AN0 pins), may cause the input buffer to consume current that is out of the devices specification.

TABLE 8-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock Source	(TAD)	Device Frequency				
Operation	ADCS1:ADCS0	4 MHz	1.25 MHz	333.33 kHz		
2Tosc	00	500 ns ⁽²⁾	1.6 μs	6 µs		
8Tosc	01	2.0 μs	6.4 μs	24 μs ⁽³⁾		
32Tosc	10	8.0 μs	25.6 μs ⁽³⁾	96 μs ⁽³⁾		
Internal ADC RC Oscillator ⁽⁵⁾	11	2 - 6 μs ^(1,4)	2 - 6 μs ^(1,4)	2 - 6 μs ⁽¹⁾		

Note 1: The RC source has a typical TAD time of 4 µs.

- 2: These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.
- 4: While in RC mode, with device frequency above 1 MHz, conversion accuracy is out of specification.

5: For extended voltage devices (LC), please refer to Electrical Specifications section.

8.4 A/D Conversions

;;

Example 8-2 show how to perform an A/D conversion. The GP pins are configured as analog inputs. The analog reference (VREF) is the device VDD. The A/D interrupt is enabled, and the A/D conversion clock is FRC. The conversion is performed on the GP0 channel.

Note:	The GO/DONE bit should NOT be set in
	the same instruction that turns on the A/D.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be updated with the partially completed A/D conversion sample. That is, the ADRES register will continue to contain the value of the last completed conversion (or the last value written to the ADRES register). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, an acquisition is automatically started on the selected channel.

EXAMPLE 8-2: DOING AN A/D CONVERSION

BSF	STATUS,	RP0	;	Select Page 1
CLRF	ADCON1		;	Configure A/D inputs
BSF	PIE1,	ADIE	;	Enable A/D interrupts
BCF	STATUS,	RP0	;	Select Page 0
MOVLW	0xC1		;	RC Clock, A/D is on, Channel 0 is selected
MOVWF	ADCON0		;	
BCF	PIR1,	ADIF	;	Clear A/D interrupt flag bit
BSF	INTCON,	PEIE	;	Enable peripheral interrupts
BSF	INTCON,	GIE	;	Enable all interrupts
		equired sampl on may be sta		ng time for the selected input channel has elapsed. ted.

BSF	ADCON0, GO	; Start A/D Conversion
:		; The ADIF bit will be set and the GO/DONE bit
:		; is cleared upon completion of the A/D Conversion.

8.5 A/D Operation During Sleep

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed the GO/DONE bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in SLEEP, the GO/DONE bit must be set, followed by the SLEEP instruction.

8.6 <u>A/D Accuracy/Error</u>

The overall accuracy of the A/D is less than \pm 1 LSb for VDD = 5V \pm 10% and the analog VREF = VDD. This overall accuracy includes offset error, full scale error, and integral error. The A/D converter is guaranteed to be monotonic. The resolution and accuracy may be less when either the analog reference (VDD) is less than 5.0V or when the analog reference (VREF) is less than VDD.

The maximum pin leakage current is \pm 5 $\mu A.$

In systems where the device frequency is low, use of the A/D RC clock is preferred. At moderate to high frequencies, TAD should be derived from the device oscillator. TAD must not violate the minimum and should be $\leq 8 \ \mu$ s for preferred operation. This is because TAD, when derived from ToSC, is kept away from on-chip phase clock transitions. This reduces, to a large extent, the effects of digital switching noise. This is not possible with the RC derived clock. The loss of accuracy due to digital switching noise can be significant if many I/O pins are active.

In systems where the device will enter SLEEP mode after the start of the A/D conversion, the RC clock source selection is required. In this mode, the digital noise from the modules in SLEEP are stopped. This method gives high accuracy.

8.7 Effects of a RESET

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted. The value that is in the ADRES register is not modified for a Power-on Reset. The ADRES register will contain unknown data after a Power-on Reset.

8.8 Connection Considerations

If the input voltage exceeds the rail values (VSS or VDD) by greater than 0.2V, then the accuracy of the conversion is out of specification.


Note:	For the PIC12CE67X, care must be taken
	when using the GP4 pin in A/D conver-
	sions due to its proximity to the OSC1 pin.

An external RC filter is sometimes added for anti-aliasing of the input signal. The R component should be selected to ensure that the total source impedance is kept under the 10 k Ω recommended specification. Any external components connected (via hi-impedance) to an analog input pin (capacitor, zener diode, etc.) should have very little leakage current at the pin.

8.9 Transfer Function

The ideal transfer function of the A/D converter is as follows: the first transition occurs when the analog input voltage (VAIN) is 1 LSb (or Analog VREF / 256) (Figure 8-5).

FIGURE 8-5: A/D TRANSFER FUNCTION








TABLE 8-2: SUMMARY OF A/D REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other Resets ⁽¹⁾
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 000x	0000 000u
0Ch	PIR1	—	ADIF	—	—	—	-	—	-	-0	-0
8Ch	PIE1	—	ADIE	_	_	—	_	—	_	-0	-0
1Eh	ADRES	A/D Res	ult Regist	er						xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	r	CHS1	CHS0	GO/DONE	r	ADON	0000 0000	0000 0000
9Fh	ADCON1	—	_	—	—	—	PCFG2	PCFG1	PCFG0	000	000
05h	GPIO	_	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	uu uuuu
85h	TRIS	_	_	TRIS5	TRIS4	TRIS3	TRIS2	TRIS1	TRIS0	11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', r = reserved. Shaded cells are not used for A/D conversion. Note 1: These registers can be addressed from either bank.

9.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of realtime applications. The PIC12CE67X family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- · Oscillator selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- · ID locations
- · In-circuit serial programming

The PIC12CE67X has a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep

FIGURE 9-1: CONFIGURATION WORD

the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The EXTRC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

9.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h-3FFFh), which can be accessed only during programming.

CP1	CP0	CP1	CP0	CP1	CP0	MCLRE	CP1	CP0	PWRTE	WDTE	FOSC2	FOSC1		Register: Address	CONFIG 2007h
oit13 oit 13- 6-{	5: 1 1 0		de prot ations ations	tection 400h 200h	off throug throug	h 7FFh o h 7FFh o			d (do not d	use for	PIC12C	E673)	bit0	Address	200711
oit 7:	1	ICLRE: = Mast = Mast	er Cle	ar Ena	bled	et Enable	bit								
bit 4:	1	PWRTE: Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled													
oit 3:	1	WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled													
oit 2-0	1 1 1 0 0	OSC2: 11 = E2 10 = E2 01 = IN 00 = IN 11 = In 10 = H3 01 = X ² 00 = LF	XTRC, XTRC, ITRC, ITRC, Valid S S Osci T Oscil	Clocko OSC2 Clocko OSC2 Selectio Ilator Ilator	out on is I/O ut on 0 is I/O		bits								
Note	1: A	ll of the	CP1:0	CP0 pa	airs ha	ve to be	aiven t	he sam	ne value	to enabl	e the co	nde prot	ection sch	neme listed.	

9.2 Oscillator Configurations

9.2.1 OSCILLATOR TYPES

The PIC12CE67X can be operated in seven different oscillator modes. The user can program three configuration bits (FOSC2:FOSC0) to select one of these seven modes:


- LP: Low Power Crystal
- HS: High Speed Crystal Resonator
- XT: Crystal/Resonator
- INTRC*: Internal 4 MHz Oscillator
- EXTRC*: External Resistor/Capacitor

*Can be configured to support CLKOUT

9.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, HS or LP modes, a crystal or ceramic resonator is connected to the GP5/OSC1/CLKIN and GP4/OSC2 pins to establish oscillation (Figure 9-2). The PIC12CE67X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, HS or LP modes, the device can have an external clock source drive the GP5/OSC1/CLKIN pin (Figure 9-3).

FIGURE 9-2: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (XT, HS OR LP OSC CONFIGURATION)






TABLE 9-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC12CE67X

Osc Type	Resonator Freq	Cap. Range C1	Cap. Range
XT	455 kHz	22-100 pF	22-100 pF
	2.0 MHz	15-68 pf	レ15-68 pF
	4.0 MHz	~ {1/5+68 pf ~ ~	15-68 pF
HS	4.0 MHX	\\ 15-68 pF	15-68 pF
	8.0 MHz	10-68 pF	10-68 pF
\square	10.0 MHz	10-22 pF	10-22 pF

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 9-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR - PIC12CE67X

110120201X									
Osc Type	Resonator Freq	Cap.Range C1	Cap. Range C2						
LP	32 kHz ⁽¹⁾	15 pF	15 pF						
	100 kHz	15-30 pF	30-47 pF						
	200 kHz	15-30 pF	15-82 pF						
XT	100 kHz	15-30 pF	200-300 pF						
	200 kHz	15-30 pE	100-200 pF						
	455 kHz	75-30 pF	^U 15-100 pF						
	1 MHz 🔨	15-30 pF	15-30 pF						
	2, kMHz ∖∖	\) \ ≸-30 pF	15-30 pF						
	AMHZ	∑ 15-47 pF	15-47 pF						
HS	4 taHz	15-30 pF	15-30 pF						
10)	😕 🖲 MHz	15-30 pF	15-30 pF						
VI V	10 MHz	15-30 pF	15-30 pF						

Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.

These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

9.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with parallel resonance, or one with series resonance.

Figure 9-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

FIGURE 9-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 9-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 9-5: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



9.2.4 EXTERNAL RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used.


Figure 9-6 shows how the R/C combination is connected to the PIC12CE67X. For Rext values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g., 1 M Ω) the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 k Ω and 100 k Ω .

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The Electrical Specifications sections show RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications sections for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

FIGURE 9-6: EXTERNAL RC OSCILLATOR MODE



9.2.5 INTERNAL 4 MHz RC OSCILLATOR

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock at VDD = 5V and 25° C, see "Electrical Specifications" section for information on variation over voltage and temperature.

In addition, a calibration instruction is programmed into the last address of the program memory which contains the calibration value for the internal RC oscillator. This value is programmed as a RETLW XX instruction where XX is the calibration value. In order to retrieve the calibration value, issue a CALL YY instruction where YY is the last location in program memory (03FFh for the PIC12CE673, 07FFh for the PIC12CE674). Control will be returned to the user's program with the calibration value loaded into the W register. The program should then perform a MOVWF OSCCAL instruction to load the value into the internal RC oscillator trim register.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency. Only bits <7:2> of OSC-CAL are implemented, and bits <1:0> should be written as 0 for compatibility with future devices. The oscillator calibration location is not code protected.

Note:	Please note that erasing the device will						
	also erase the pre-programmed internal						
	calibration value for the internal oscillator.						
	The calibration value must be saved prior						
	to erasing the part.						

9.2.6 CLKOUT

The PIC12CE67X can be configured to provide a clock out signal CLKOUT on pin 3 when the configuration word address (2007h) is programmed with FOSC2, FOSC1, FOSC0 equal to 101 for INTRC or 111 for EXTRC. The oscillator frequency, divided by 4 can be used for test purposes or to synchronize other logic.

9.3 <u>Reset</u>

The PIC12CE67X differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- WDT Reset (normal operation)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on the $\overline{\text{MCLR}}$ and WDT Reset, on $\overline{\text{MCLR}}$ reset during SLEEP. They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different reset situations as indicated in Table 9-4. These bits are used in software to determine the nature of the reset. See Table 9-5 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 9-7.

The PIC12CE67X has a MCLR noise filter in the MCLR reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.




FIGURE 9-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

9.4 <u>Power-on Reset (POR), Power-up</u> <u>Timer (PWRT) and Oscillator Start-up</u> <u>Timer (OST)</u>

9.4.1 POWER-ON RESET (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting*."

9.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only, from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

9.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

9.4.4 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after the POR time delay has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 9-8, Figure 9-9, and Figure 9-10 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Then bringing $\overline{\text{MCLR}}$ high will begin execution immediately (Figure 9-9). This is useful for testing purposes or to synchronize more than one PIC12CE67X device operating in parallel.

Table 9-5 shows the reset conditions for all the registers.

9.4.5 POWER CONTROL/STATUS REGISTER (PCON)

The power control/status register, PCON (address 8Eh) has one bit. See Figure 4-8 for register.

Bit1 is POR (Power-on Reset). It is cleared on a Poweron Reset and is unaffected otherwise. The user set this bit following a Power-on Reset. On subsequent resets if POR is '0', it will indicate that a Power-on Reset must have occurred.

TABLE 9-3: TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Powe	Wake-up from SLEEP			
	PWRTE = 0	PWRTE = 1			
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	1024Tosc		
INTRC, EXTRC	72 ms	—	—		

TABLE 9-4: STATUS BITS AND THEIR SIGNIFICANCE

POR	то	PD	
0	1	1	Power-on Reset
0	0	x	Illegal, TO is set on POR
0	x	0	Illegal, PD is set on POR
1	0	1	WDT Reset
1	0	0	WDT Wake-up
1	u	u	MCLR Reset during normal operation
1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

TABLE 9-5: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0-
MCLR Reset during normal operation	000h	0001 luuu	u-
MCLR Reset during SLEEP	000h	0001 Ouuu	u-
WDT Reset during normal operation	000h	0000 luuu	u-
WDT Wake-up from SLEEP	PC + 1	սսս0 Օսսս	u-
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuul Ouuu	u-

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 9-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	Power-on Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
W	xxxx xxxx	นนนน นนนน	นนนน นนนน
INDF	0000 0000	0000 0000	0000 0000
TMR0	XXXX XXXX	นนนน นนนน	นนนน นนนน
PCL	0000 0000	0000 0000	PC + 1(2)
STATUS	0001 1xxx	000q quuu ⁽³⁾	uuuq quuu ⁽³⁾
FSR	XXXX XXXX	นนนน นนนน	uuuu uuuu
GPIO	llxx xxxx	lluu uuuu	11uu uuuu
PCLATH	0 0000	0 0000	u uuuu
INTCON	0000 000x	0000 000u	uuuu uuuu (1)
PIR1	-0	-0	-u(1)
ADCON0	0000 0000	0000 0000	นนนน นนนน
OPTION	1111 1111	1111 1111	นนนน นนนน
TRIS	11 1111	11 1111	uu uuuu
PIE1	-0 0000	-0 0000	-u uuuu
PCON	0-	u-	u-
OSCCAL	1000 00	uuuu uu	uuuu uu
ADCON1	000	000	uuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition Note 1: One or more bits in INTCON and PIR1 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 9-5 for reset value for specific condition.




FIGURE 9-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




FIGURE 9-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)





FIGURE 9-11: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $R < 40 \text{ k}\Omega$ is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
 - 3: $R1 = 100\Omega$ to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

FIGURE 9-12: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1





FIGURE 9-13: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

- 2: Internal brown-out detection should be disabled when using this circuit.
- 3: Resistors should be adjusted for the characteristics of the transistor.

9.5 Interrupts

There are four sources of interrupt:

Interrupt Sources
TMR0 overflow interrupt
External interrupt GP2/INT pin
GPIO Port change interrupts (pins GP0, GP1, GP3)
A/D Interrupt
The interrupt control register (INTCON) records individ-

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set regard-
	less of the status of their corresponding
	mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on reset. The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.


The GP2/INT, GPIO port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flag ADIF, is contained in the special function register PIR1. The corresponding interrupt enable bit is contained in special function register PIE1, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as GPIO change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 8-15). The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

FIGURE 9-14: INTERRUPT LOGIC



100112 0 10.					
	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
OSC1 /					
CLKOUT 3		\//////	\/	\/	
INT pin 🕂		(1)	1 1 1	1 1 1	1 1 1 1
INTF flag (INTCON<1>)	1 /5		Interrupt Latency 2	1 1 1 1	
GIE bit (INTCON<7>)		1	· ·	1 1 1	<u>.</u>
INSTRUCTION F	LOW	- 	- - 	1. 1.	1 I I I
PC C	PC	PC+1	X PC+1	× 0004h	0005h
Instruction (fetched	Inst (PC)	Inst (PC+1)	-	Inst (0004h)	Inst (0005h)
Instruction {	Inst (PC-1)	Inst (PC)	Dummy Cycle	Dummy Cycle	Inst (0004h)
2: Interrup Latency 3: CLKOU 4: For mini	r is the same whether T is available only in I imum width of INT pul	nere $Tcy = instruction$	cycle or a 2-cycle instru scillator modes.	iction.	

FIGURE 9-15: INT PIN INTERRUPT TIMING

9.5.1 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 7.0)

9.5.2 INT INTERRUPT

External interrupt on GP2/INT pin is edge triggered: either rising if bit INTEDG (OPTION<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the GP2/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 9.8 for details on SLEEP mode.

9.5.3 GPIO INTCON CHANGE

An input change on GP3, GP1 or GP0 sets flag bit GPIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit GPIE (INTCON<3>). (Section 5.1)

9.6 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt i.e., W register and STATUS register. This will have to be implemented in software.

Example 9-1 store and restore the STATUS and W registers. The register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1).

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Executes the ISR code.
- d) Restores the STATUS register (and bank select bit).
- e) Restores the W register.

EXAMPLE 9-1: SAVING STATUS AND W REGISTERS IN RAM

MOVWF	W_TEMP	;Copy W to TEMP register, could be bank one or zero
SWAPF	STATUS,W	;Swap status to be saved into W
BCF	STATUS, RPO	;Change to bank zero, regardless of current bank
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:		
:(ISR)		
:		
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

9.7 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/ CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The WDT can be permanently disabled by clearing configuration bit WDTE (Section 9.1).

9.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized. The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out early and generating a premature device RESET condition.

The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

9.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., and max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

Note: When the prescaler is assigned to the WDT, always execute a CLRWDT instruction before changing the prescale value, otherwise a WDT reset may occur.




FIGURE 9-16: WATCHDOG TIMER BLOCK DIAGRAM

FIGURE 9-17: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits ⁽¹⁾	MCLRE	CP1	CP0	PWRTE	WDTE	FOSC2	FOSC1	FOSC0
81h	OPTION	GPPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Figure 9-1 for operation of these bits. Not all CP0 and CP1 bits are shown.

9.8 Power-down Mode (SLEEP)

Power-down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the $\overline{\text{PD}}$ bit (STATUS<3>) is cleared, the $\overline{\text{TO}}$ (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD, or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D, disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input if enabled should also be at VDD or VSs for lowest current consumption. The contribution from onchip pull-ups on GPIO should be considered.

The $\overline{\text{MCLR}}$ pin if enabled must be at a logic high level (VIHMC).

9.8.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- 1. External reset input on MCLR pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. GP2/INT interrupt, interrupt GPIO port change, or some Peripheral Interrupts.

External $\overline{\text{MCLR}}$ Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be used to determine the cause of device reset. The $\overline{\text{PD}}$ bit, which is set on power-up, is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupt can wake the device from SLEEP:

1. A/D conversion (when A/D clock source is RC).

Other peripherals can not generate interrupts since during SLEEP, no on-chip Q clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the subset of the new to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

9.8.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

; a1 a2 a3 a4 ; a1 a2 a3 a4 ; osc1 /~_~_/~_/~_//_////////////////////////	Q1	Q1 Q2 Q3 Q4	;	Q1 Q2 Q3 Q4; ∽√∽√∽√√	Q1 Q2 Q3 Q4;
CLKOUT(4)	Tost(2)	/			
GPIO pin	(x;				
GPIF flag (INTCON<0>)			Interrupt Latency (Note 2)		
GIE bit (INTCON<7>)	Processor in SLEEP				
INSTRUCTION FLOW			· · ·		
PC X PC X PC+1 X	(PC+2	PC+2	X PC + 2	(0004h)	0005h
$ \begin{array}{l} \text{Instruction} \\ \text{fetched} \end{array} \Big\{ \begin{array}{l} \text{Inst}(\text{PC}) = \text{SLEEP} \\ \end{array} \begin{array}{l} \text{Inst}(\text{PC}+1) \end{array} \right. $		Inst(PC + 2)	1 1 1 1 1 1	Inst(0004h)	Inst(0005h)
Instruction {. Inst(PC - 1) SLEEP		Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)
Note 1: XT, HS or LP oscillator mode assumed. 2: Tost = 1024Tosc (drawing not to scale) 3: GIE = '1' assumed. In this case after wal 4: CLKOUT is not available in XT, HS or LF	ke- up, the processor j	jumps to the inter	rupt routine. If GIE		Il continue in-line.

FIGURE 9-18: WAKE-UR FROM SUFERTUROUGH INTERPURT

9.9 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices.

9.10 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID location are used.


9.11 In-Circuit Serial Programming

PIC12CE67X microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the GP1 and GP0 pins low while raising the $\overline{\text{MCLR}}$ (VPP) pin from VIL to VIHH (see programming specification). GP1 (clock) becomes the programming clock and GP0 (data) becomes the programming data. Both GP0 and GP1 are Schmitt Trigger inputs in this mode.

After reset, to place the device into programming/verify mode, the program counter (PC) is at location 00h. A 6bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC12CE67X Programming Specifications.

FIGURE 9-19: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



NOTES:

10.0 INSTRUCTION SET SUMMARY

Each PIC12CE67X instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC12CE67X instruction set summary in Table 10-2 lists **byte-oriented**, **bitoriented**, and **literal and control** operations. Table 10-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 10-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
∈	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 10-2 lists the instructions recognized by the MPASM assembler.

Figure 10-1 shows the three general formats that the instructions can have.




All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS



10.1 <u>Special Function Registers as</u> <u>Source/Destination</u>

The PIC12CE67X's orthogonal instruction set allows read and write of all file registers, including special function registers. There are some special situations the user should be aware of:

10.1.1 STATUS AS DESTINATION

If an instruction writes to STATUS, the Z, C and DC bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF STATUS will clear register STATUS, and then set the Z bit leaving 0000 0100b in the register.

10.1.2 TRIS AS DESTINATION

Bit 3 of the TRIS register always reads as a '1' since GP3 is an input only pin. This fact can affect some read-modify-write operations on the TRIS register.

10.1.3 PCL AS SOURCE OR DESTINATION

Read, write or read-modify-write on PCL may have the following results:

Read PC:	$PCL \rightarrow dest$
Write PCL:	PCLATH \rightarrow PCH; 8-bit destination value \rightarrow PCL
Read-Modify-Write:	$PCL \rightarrow ALU$ operand $PCLATH \rightarrow PCH$; 8-bit result $\rightarrow PCL$

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, WREG or f.

10.1.4 BIT MANIPULATION

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write). The user should keep this in mind when operating on special function registers, such as ports.

Mnemonic,		Description	Cycles	14-Bit Opcode				Status	Notes	
Operands				MSb			LSb	Affected		
BYTE-ORI	ENTED	FILE REGISTER OPERATIONS								
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2	
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2	
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2	
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z		
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2	
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2	
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3	
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2	
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3	
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2	
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2	
MOVWF	f	Move W to f	1	00	0000	lfff	ffff			
NOP	-	No Operation	1	00	0000	0xx0	0000			
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2	
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2	
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2	
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2	
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2	
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS								
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2	
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2	
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3	
LITERAL A	ND CO	NTROL OPERATIONS	-							
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z		
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z		
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk			
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk			
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z		
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk			
RETFIE	-	Return from interrupt	2	00	0000	0000	1001			
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk			
RETURN	-	Return from Subroutine	2	00	0000	0000	1000			
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD		
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z		
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	z		
		1								

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

10.2 Instruction Descriptions

ADDLW	Add Literal and W		
Syntax:	[<i>label</i>] ADDLW k		
Operands:	$0 \le k \le 255$		
Operation:	$(W) + k \to (W)$		
Status Affected:	C, DC, Z		
Encoding:	11 111x kkkk kkkk		
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.		
Words:	1		
Cycles:	1		
Example	ADDLW 0x15		
	Before Instruction W = 0x10 After Instruction W = 0x25		

ANDLW	And Literal with W		
Syntax:	[label] ANDLW k		
Operands:	$0 \le k \le 255$		
Operation:	(W) .AND. (k) \rightarrow (W)		
Status Affected:	Z		
Encoding:	11 1001 kkkk kkkk		
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.		
Words:	1		
Cycles:	1		
Example	ANDLW 0x5F		
	Before Instruction W = 0xA3 After Instruction W = 0x03		

ADDWF	Add W and f		
Syntax:	[label] ADDWF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1 \right] \end{array}$		
Operation:	(W) + (f) \rightarrow (dest)		
Status Affected:	C, DC, Z		
Encoding:	00 0111 dfff ffff		
Description:	Add the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.		
Words:	1		
Cycles:	1		
Example	ADDWF FSR, 0		
	Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0xD9 FSR = 0xC2		

ANDWF	AND W with f		
Syntax:	[label] ANDWF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		
Operation:	(W) .AND. (f) \rightarrow (dest)		
Status Affected:	Z		
Encoding:	00 0101 dfff ffff		
Description:	AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.		
Words:	1		
Cycles:	1		
Example	ANDWF FSR, 1		
	Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0x17 FSR = 0x02		

BCF	Bit Clear	f		
Syntax:	[label] BCF f,b			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$			
Operation:	$0 \rightarrow (f < b >)$			
Status Affected:	None			
Encoding:	01	00bb	bfff	ffff
Description:	Bit 'b' in register 'f' is cleared.			
Words:	1			
Cycles:	1			
Example	BCF	FLAG_	REG, 7	
	After Inst	FLAG_RE	EG = 0xC7 EG = 0x47	

BTFSC	Bit Test, Skip if Clear		
Syntax:	[label] BTFSC f,b		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$		
Operation:	skip if (f) = 0		
Status Affected:	None		
Encoding:	01 10bb bfff ffff		
Description:	If bit 'b' in register 'f' is '0' then the next instruction is skipped. If bit 'b' is '0' then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2 cycle instruction.		
Words:	1		
Cycles:	1(2)		
Example	HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE TRUE • •		
	Before Instruction PC = address HERE After Instruction		
	if FLAG<1> = 0, PC = address TRUE if FLAG<1>=1, PC = address FALSE		

BSF	Bit Set f			
Syntax:	[label] BSF f,b			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$			
Operation:	$1 \rightarrow (f < b >)$			
Status Affected:	None			
Encoding:	01	01bb	bfff	ffff
Description:	Bit 'b' in register 'f' is set.			
Words:	1			
Cycles:	1			
Example	BSF	FLAG_F	REG, 7	
	Before Instruction FLAG_REG = 0x0A After Instruction FLAG_REG = 0x8A			

BTFSS	Bit Test f, Skip if Set		
Syntax:	[label] BTFSS f,b		
Operands:	$0 \le f \le 127$ $0 \le b < 7$		
Operation:	skip if (f) = 1		
Status Affected:	None		
Encoding:	01 11bb bfff ffff		
Description:	If bit 'b' in register 'f' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction executed during the current instruction executed instead, making this a 2 cycle instruction.		
Words:	1		
Cycles:	1(2)		
Example	HERE BTFSS FLAG,1 FALSE GOTO PROCESS_CODE TRUE • •		
	Before Instruction PC = address HERE After Instruction if FLAG<1> = 0, PC = address FALSE if FLAG<1> = 1, PC = address TRUE		

CLRF	Clear f			
Syntax:	[label] CLRF f			
Operands:	$0 \le f \le 127$			
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$			
Status Affected:	Z			
Encoding:	00	0001	lfff	ffff
Description:	The contents of register 'f' are cleared and the Z bit is set.			
Words:	1			
Cycles:	1			
Example	CLRF	FLAC	G_REG	
	After Inst	FLAG_RE ruction FLAG_RE	EG =	0x5A 0x00
		Z	=	1

CALL	Call Subroutine		
Syntax:	[<i>label</i>] CALL k		
Operands:	$0 \le k \le 2047$		
Operation:	$\begin{array}{l} (PC)+1 \rightarrow TOS, \\ k \rightarrow PC < 10:0>, \\ (PCLATH < 4:3>) \rightarrow PC < 12:11> \end{array}$		
Status Affected:	None		
Encoding:	10 0kkk kkkk kkkk		
Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two cycle instruction.		
Words:	1		
Cycles:	2		
Example	HERE CALL THERE		
	Before Instruction PC = Address HERE After Instruction PC = Address THERE TOS = Address HERE+1		

CLRW	Clear W		
Syntax:	[label] CLRW		
Operands:	None		
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$		
Status Affected:	Z		
Encoding:	00 0001 0xxx xxxx		
Description:	W register is cleared. Zero bit (Z) is set.		
Words:	1		
Cycles:	1		
Example	CLRW		
	Before Instruction W = 0x5A After Instruction W = 0x00 Z = 1		

CLRWDT	Clear Wa	tchdog	Timer	
Syntax:	[label]	CLRWD	Т	
Operands:	None			
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \mbox{ prescaler}, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$			
Status Affected:	TO, PD			
Encoding:	00	0000	0110	0100
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.			
Words:	1			
Cycles:	1			
Example	CLRWDT			
	After Inst	WDT cou	nter = nter =	? 0x00 0 1 1
COMF	Complen	nent f		
Syntax:	[label]	COMF	f,d	

DECF	Decrement f		
Syntax:	[label] DECF f,d		
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]		
Operation:	(f) - 1 \rightarrow (dest)		
Status Affected:	Z		
Encoding:	00 0011 dfff	ffff	
Description:	Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.		
Words:	1		
Cycles:	1		
Example	DECF CNT, 1		
	Before Instruction 0x01 Z = 0 After Instruction <td< td=""><td></td></td<>		

COMF	Complement f			
Syntax:	[label] COMF f,d			
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]			
Operation:	$(\overline{f}) ightarrow (dest)$			
Status Affected:	Z			
Encoding:	00 1001 dfff ffff			
Description:	The contents of register 'f' are comple- mented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'.			
Words:	1			
Cycles:	1			
Example	COMF REG1,0			
	Before Instruction REG1 = 0x13 After Instruction REG1 = 0x13 W = 0xEC			

DECFSZ	Decrement f, Skip if 0		
Syntax:	[label] DECFSZ f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$		
Operation:	(f) - 1 \rightarrow (dest); skip if result = 0		
Status Affected:	None		
Encoding:	00 1011 dfff ffff		
Description:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.		
Words:	1		
Cycles:	1(2)		
Example	HERE DECFSZ CNT, 1		
	GOTO LOOP CONTINUE • •		
	$\begin{array}{rcl} \text{Before Instruction} \\ \text{PC} &= & \text{address } \text{HERE} \\ \text{After Instruction} \\ \text{CNT} &= & \text{CNT} - 1 \\ \text{if } \text{CNT} &= & 0, \\ \text{PC} &= & \text{address } \text{CONTINUE} \\ \text{if } \text{CNT} \neq & 0, \\ \text{PC} &= & \text{address } \text{HERE} + 1 \\ \end{array}$		

GOTO	Unconditional Branch	INCFSZ	Increment f, Skip if 0		
Syntax:	[<i>label</i>] GOTO k	Syntax:	[label] INCFSZ f,d		
Operands:	$0 \le k \le 2047$	Operands:	$0 \le f \le 127$		
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>	Operation:	$d \in [0,1]$ (f) + 1 \rightarrow (dest), skip if result = 0		
Status Affected:	None	Status Affected:	None		
Encoding:	10 1kkk kkkk kkkk	Encoding:	00 1111 dfff ffff		
Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10.0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction.	Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded.		
Words:	1		A NOP is executed instead making it a two cycle instruction.		
Cycles:	2	Words:	1		
Example	GOTO THERE	Cycles:	1(2)		
	After Instruction PC = Address THERE	Example	HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • •		
			Before Instruction PC = address HERE After Instruction CNT = CNT + 1 if CNT= 0,		

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) + 1 \rightarrow (dest)
Status Affected:	Z
Encoding:	00 1010 dfff ffff
Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example	INCF CNT, 1
	Before Instruction CNT = 0xFF Z = 0 After Instruction CNT = 0x00 Z = 1

IORLW	Inclusive OR Literal with W		
Syntax:	[label] IORLW k		
Operands:	$0 \le k \le 255$		
Operation:	(W) .OR. $k \rightarrow$ (W)		
Status Affected:	Z		
Encoding:	11 1000 kkkk kkkk		
Description:	The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register.		
Words:	1		
Cycles:	1		
Example	IORLW 0x35		
	Before Instruction W = 0x9A After Instruction W = 0xBF Z = 1		

PC =

if CNT≠

PC =

0,

address CONTINUE

address HERE +1

IORWF	Inclusive OR W with f				
Syntax:	[label]	IORWF	f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \left[0,1\right] \end{array}$.7			
Operation:	(W) .OR.	$(f) \to (d$	est)		
Status Affected:	Z				
Encoding:	00	0100	dff	f	ffff
Description:	Inclusive C ter 'f'. If 'd' the W regi placed bac	is 0 the r ster. If 'd'	esult i is 1 th	s plao ne res	ced in
Words:	1				
Cycles:	1				
Example	IORWF		RESU	LT,	0
	After Inst	RESULT W	= =	0x13 0x91 0x13 0x93 1	

MOVF	Move f		
Syntax:	[label] MOVF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$		
Operation:	(f) \rightarrow (dest)		
Status Affected:	Z		
Encoding:	00 1000 dfff ffff		
Description:	The contents of register f is moved to a destination dependant upon the sta- tus of d. If $d = 0$, destination is W reg- ister. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.		
Words:	1		
Cycles:	1		
Example	MOVF FSR, 0		
	After Instruction W = value in FSR register Z = 1		

MOVLW	Move Literal to W	
Syntax:	[label] MOVLW k	
Operands:	$0 \leq k \leq 255$	
Operation:	$k \to (W)$	
Status Affected:	None	
Encoding:	11 00xx kkkł	k kkkk
Description:	The eight bit literal 'k' is loa register. The don't cares w as 0's.	
Words:	1	
Cycles:	1	
Example	MOVLW 0x5A	
	After Instruction W = 0x5A	

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Encoding:	00 0000 1fff ffff
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example	MOVWF OPTION
	Before Instruction OPTION = 0xFF W = 0x4F After Instruction OPTION = 0x4F W = 0x4F

NOP	No Operation			
Syntax:	[label]	NOP		
Operands:	None			
Operation:	No opera	ation		
Status Affected:	None			
Encoding:	00	0000	0xx0	0000
Description:	No operat	ion.		
Words:	1			
Cycles:	1			
Example	NOP			

RETFIE	Return from Interrupt			
Syntax:	[label] RETFIE			
Operands:	None			
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$			
Status Affected:	None			
Encoding:	00 0000 0000 1001			
Description:	Return from Interrupt. Stack is POPed and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by set- ting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two cycle instruction.			
Words:	1			
Cycles:	2			
Example	RETFIE			
	After Interrupt PC = TOS GIE = 1			

OPTION	Load Op	tion Reg	gister	
Syntax:	[label]	OPTION	٧	
Operands:	None			
Operation:	$(W) \rightarrow OPTION$			
Status Affected:	None			
Encoding:	00	0000	0110	0010
Description: Words: Cycles: Example	The conter loaded in t instruction patibility w Since OP1 register, th it. 1	he OPTIC is suppor ith PIC16 ION is a	DN registe rted for co C5X produ readable/v	r. This de com- ucts. vritable
	with futu	re PIC12	rd compa C67X proo struction.	ducts,

RETLW	Return with Literal in W		
Syntax:	[<i>label</i>] RETLW k		
Operands:	$0 \le k \le 255$		
Operation:	$\begin{array}{l} k \rightarrow (W);\\ TOS \rightarrow PC \end{array}$		
Status Affected:	None		
Encoding:	11 01xx kkkk kkkk		
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.		
Words:	1		
Cycles:	2		
Example	CALL TABLE ;W contains table ;offset value ;W now has table value		
TABLE	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ;		
	Before Instruction W = 0x07 After Instruction		
	W = value of k8		

RETURN	Return from Subroutine			
Syntax:	[label]	RETUR	N	
Operands:	None			
Operation:	$TOS \to PC$			
Status Affected:	None			
Encoding:	00	0000	0000	1000
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two cycle instruction.			
Words:	1			
Cycles:	2			
Example	RETURN			
	After Inte	rrupt PC =	TOS	

Rotate Righ	t f thro	ugh Ca	rry
[<i>label</i>] RRF f,d			
$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$			
See descript	ion belo	w	
С			
00 11	.00 d	lfff	ffff
one bit to the r Flag. If 'd' is 0 the W register.	ight thro the resu If 'd' is ' register	ugh the It is place I the res ''f'.	Carry ed in
1			
1			
RRF	RE	G1,0	
REG C After Instruct	61 = = ion	0	
	$\begin{bmatrix} label \end{bmatrix} RR \\ 0 \le f \le 127 \\ d \in [0,1] \\ See descript \\ C \\ \hline 00 11 \\ The contents c \\ one bit to the r \\ Flag. If 'd' is 0 \\ the W register. \\ placed back in \\ \hline C \\ flag. If 'd' is 0 \\ the W register. \\ placed back in \\ RRF \\ Before Instruct \\ REC \\ C \\ After Instruct \\ REC \\ W \\ \end{bmatrix}$	$\begin{bmatrix} label \end{bmatrix} RRF f,d$ $0 \le f \le 127$ $d \in [0,1]$ See description below C $\boxed{00} 1100 d$ The contents of register one bit to the right thropological field is of the result the W register. If 'd' is 0 the result the W register. If 'd' is 0 the result of the register of the term of term of term of the term of term	$\begin{array}{c} 0 \leq f \leq 127 \\ d \in [0,1] \\ \end{array}$ See description below C $\begin{array}{c c c c c c c } \hline 00 & 1100 & dfff \\ \hline The contents of register 'f' are in one bit to the right through the Flag. If 'd' is 0 the result is placed back in register 'f'. \begin{array}{c c c c } \hline \hline$

RLF	Rotate Left f through Carry	SLEEP	
Syntax:	[<i>label</i>] RLF f,d	Syntax:	[label] SLEEP
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	None
Operation:	See description below	Operation:	00h \rightarrow WDT, 0 \rightarrow WDT prescaler,
Status Affected:	С		$1 \rightarrow \overline{TO}$,
Encoding:	00 1101 dfff ffff		$0 \rightarrow \overline{PD}$
Description:	The contents of register 'f' are rotated	Status Affected:	TO, PD
	one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in	Encoding:	00 0000 0110 0011
	the W register. If 'd' is 1 the result is	Description:	The power-down status bit, PD is cleared. Time-out status bit, TO is
	stored back in register 'f'.		set. Watchdog Timer and its pres-
	C Register f		caler are cleared. The processor is put into SLEEP
Words:	1		mode with the oscillator stopped.
Cycles:	1	Words:	1
Example	RLF REG1,0	Cycles:	1
	Before Instruction	Example:	SLEEP
	REG1 = 1110 0110 C = 0		
	C = 0 After Instruction		
	REG1 = 1110 0110		
	W = 1100 1100 C = 1		
	0 = 1		

SUBLW	Subtract W from Literal	SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SUBLW k	Syntax:	[<i>label</i>] SUBWF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$
Operation:	$k \text{ - } (W) \to (W)$		d ∈ [0,1]
Status	C, DC, Z	Operation:	(f) - (W) \rightarrow (dest)
Affected:		Status	C, DC, Z
Encoding:	11 110x kkkk kkkk	Affected:	
Description:	The W register is subtracted (2's com- plement method) from the eight bit literal 'k'. The result is placed in the W register.	Encoding: Description:	00 0010 dfff ffff Subtract (2's complement method) W reg- ister from register 'f'. If 'd' is 0 the result is
Words:	1		stored in the W register. If 'd' is 1 the
Cycles:	1	Words:	result is stored back in register 'f'.
Example 1:	SUBLW 0x02		
	Before Instruction	Cycles:	1
	W = 1	Example 1:	SUBWF REG1,1
	C = ?		Before Instruction
	After Instruction		REG1 = 3 W = 2
	W = 1 C = 1: result is positive		C = ?
Example 2:	C = 1; result is positive Before Instruction		After Instruction
Example 2.	W = 2		REG1 = 1
	C = 2		W = 2 C = 1; result is positive
	After Instruction	Example 2:	Before Instruction
	W = 0		REG1 = 2
	C = 1; result is zero		W = 2
Example 3:	Before Instruction		C = ?
	W = 3 $C = ?$		After Instruction
	After Instruction		REG1 = 0 W = 2
	W = 0 x FF		C = 1; result is zero
	C = 0; result is nega-	Example 3:	Before Instruction
	tive		REG1 = 1
			W = 2 $C = ?$
			After Instruction
			REG1 = 0xFF

REG1	=	0xFF
W	=	2
С	=	0; result is negative

SWAPF	Swap Ni	bbles in t	f		_			
Syntax:	[label]	SWAPF	f,d		-			
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \left[0,1\right] \end{array}$	27						
Operation:	(f<3:0>) - (f<7:4>) -							
Status Affected:	None							
Encoding:	00	1110	dfff	ffff				
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.							
Words:	1							
Cycles:	1							
Example	SWAPF	REG,	0					
	Before Instruction							
		REG1	=	0xA5				
	After Inst	ruction						
		REG1 W		0xA5 0x5A				

XORLW	Exclusive OR Literal with W										
Syntax:	[label] XORLW k										
Operands:	$0 \le k \le 255$										
Operation:	(W) .XOR. $k \rightarrow (W)$										
Status Affected:	Z										
Encoding:	11 1010 kkkk kkkk										
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W regis- ter.										
Words:	1										
Cycles:	1										
Example:	XORLW 0xAF										
	Before Instruction										
	W = 0xB5										
	After Instruction										
	W = 0x1A										

T stru	CRIS reg 0000 uction is ility with ce TRIS	su th	f 0110 Ipported fo e PIC16C gisters are ie user car	5X prod- e read-			
tibi	CRIS region of the contract of	su th	0110 Ipported for e PIC16C! gisters are	or code 5X prod- e read-			
tibi Sinc	0000 uction is ility with ce TRIS writable	su th	0110 Ipported for e PIC16C! gisters are	or code 5X prod- e read-			
tibi Sind	uction is ility with ce TRIS writable	su th re	ipported for e PIC16C! gisters are	or code 5X prod- e read-			
tibi Sind	uction is ility with ce TRIS writable	su th re	ipported for e PIC16C! gisters are	or code 5X prod- e read-			
tibi Sind	ility with ce TRIS writable	th re	e PIC16C gisters are	5X prod- e read-			
- u							
1							
1							
To maintain upward compatibility with future PIC12C67X products, do not use this instruction.							
l	ut	uture PIC	uture PIC12	uture PIC12C67X prod			

XORWF	Exclusive OR W with f								
Syntax:	[label] XORWF f,d								
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$								
Operation:	(W) .XOF	$R.(f) \rightarrow (0)$	dest)						
Status Affected:	Z								
Encoding:	00	0110	dff	f ffff					
Description:		th register	r 'f'. If ' e W re						
Words:	1								
Cycles:	1								
Example	XORWF	REG	1						
	Before Instruction								
		REG W	= =	0xAF 0xB5					
	After Inst	ruction							
		REG W	= =	0x1A 0xB5					

NOTES:

11.0 DEVELOPMENT SUPPORT

11.1 Development Tools

The PICmicro[™] microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER[®]/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC[™] Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE[®] II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB[™] SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (*fuzzy*TECH[®]–MP)

11.2 <u>PICMASTER: High Performance</u> Universal In-Circuit Emulator with MPLAB IDE

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC14C000, PIC12CXXX, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLAB[™] Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows[®] 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

11.3 ICEPIC: Low-Cost PICmicro™ In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC12CXXX, PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT[®] through Pentium[™] based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

11.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

11.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923, PIC16C924 and PIC17C756 may be supported with an adapter socket. PICSTART Plus is CE compliant.

11.6 <u>PICDEM-1 Low-Cost PICmicro</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X. PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

11.7 <u>PICDEM-2 Low-Cost PIC16CXX</u> Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

11.8 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

11.9 <u>MPLAB™ Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- Three operating modes
 - editor
 - emulator
 - simulator
- A project manager
- Customizable tool bar and key mapping
- · A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- Debug using:
- source files
- absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

11.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PChosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from PICMASTER, Microchip's Universal Emulator System.

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PICmicro. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

11.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PICmicro series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/ output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

11.12 C Compiler (MPLAB-C17)

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC17CXXX family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display.

11.13 <u>Fuzzy Logic Development System</u> (*fuzzy*TECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, Edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB™ demonstration board for hands-on experience with fuzzy logic systems implementation.

11.14 <u>MP-DriveWay™ – Application Code</u> <u>Generator</u>

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PICmicro device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

11.15 <u>SEEVAL[®] Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials[™] and secure serials. The Total Endurance[™] Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

11.16 <u>KEELOQ[®] Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

TABLE 11-1: DEVELOPMENT TOOLS FROM MICROCHIP

	PIC12C5XX	PIC14000	PIC16C5X	PIC16CXXX	PIC16C6X	PIC16C7XX	PIC16C8X	PIC16C9XX	PIC17C4X	PIC17C75X	24CXX 25CXX 93CXX	HCS200 HCS300 HCS301
PICMASTER [®] / PICMASTER-CE In-Circuit Emulator ICEPIC [™] Low-Cost In-Circuit Emulator	✓	~	✓	~	✓	~	~	~	✓	~		
ICEPIC [™] Low-Cost In-Circuit Emulator	~		~	~	~	~	~	~				
MPLAB™ Integrated Development Environment	✓	~	~	~	~	~	~	~	~	~		
MPLAB™ C17 Compiler									~	~		
Compiler fuzzyTECH®-MP Explorer/Edition Fuzzy Logic Dev. Tool	✓	~	~	~	~	~	~	~	~			
MP-DriveWay™ Applications Code Generator			~	~	~	~	~	~	~			
Total Endurance™ Software Model											~	
PICSTART [®] Plus Low-Cost Universal Dev. Kit	~	~	~	~	~	~	~	~	~	~		
PRO MATE [®] II Universal Programmer	~	~	~	~	~	~	~	~	~	~	~	~
KEELOQ [®] Programmer												✓
SEEVAL [®] Designers Kit											~	
PICDEM-1			 ✓ 	 ✓ 			✓		✓			
PICDEM-2					~	✓						
PICDEM-3								✓				
KEELOQ [®] Evaluation Kit												~

12.0 ELECTRICAL CHARACTERISTICS FOR PIC12CE67X

Absolute Maximum Ratings †

······································	
Ambient temperature under bias	
Storage temperature	–6₅°⊄ to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.3V to (VpD + 0.3V)
Voltage on VDD with respect to VSS	
Voltage on MCLR with respect to Vss (Note 2)	
Total power dissipation (Note 1)	
Maximum current out of Vss pin	
Maximum current into VDD pin	
Input clamp current, Iik (VI < 0 or VI > VDD)	± 20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	± 20 mA
Maximum output current sunk by any I/O pin Maximum output current sourced by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by GPIO pins combined	100 mA
Maximum current sourced by GPIO pins combined	
Note 1: Power dissipation is calculated as follows: Pdis $= \sqrt{Db} x \{b p > \Sigma$	IOH + Σ {(VDD - VOH) x IOH} + Σ (VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

© 1998 Microchip Technology Inc.

TABLE 12-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

	\searrow							Γ
osc		PIC12CE673-04 PIC12CE674-04	PIC12CE673-10 PIC12CE674-10		PIC12LCE673-04 PIC12LCE674-04		PIC12CE673/JW PIC12CE674/JW	
	, VDD:		k	VDD:	2.5V to 5.5V	VDD:	3.0V to 5.5V	
INTRC		5 mA max. at 5.5V	n .		2.0 mA typ. at 2.5V		5 mA max. at 5.5V	
	Freq:	4 MHz max.	Freq: 4 MHz max.	Freq:	u.s µA iyp.al z.ov 4 MHz max.	Freq:	21 µA max. at 4v 4 MHz max.	
	VDD:	3.0V to 5.5V	Vpb: 3.0V to 5.5W	.ad VDD:	2.5V to 5.5V	VDD:	3.0V to 5.5V	
	: 00	5 mA max. at 5.5V	NDD: 2.7 mA Kyp. at 5.5V	:aaj	2.0 mA typ. at 2.5V	:aal	5 mA max. at 5.5V	
	: Gd		/`	IPD:		:04	21 μA max. at 4V	
	Freq:	: 4 MHz max.	Freq: 4 MHz max.	Freq:	4 MHz max.	Freq:	4 MHz max.	
	ZDD:		VDD: 3.01/ to 5,61 //	ä	2.5V to 5.5V	VDD:	3.0V to 5.5V	
Ļ	:aa	5 mA max. at 5.5V	IDD: 2.7 m & typ at 5,6V		2.0 mA typ. at 2.5V	:aaj	5 mA max. at 5.5V	
k				ippi		:Od	21 µA max. at 4V	
	Freq:	: 4 MHz max.	Freq: 4 MHz max.	Freq:	4 MHz max.	Freq:	4 MHz max.	
	VDD:	4.5V to 5.5V	VDD: 4.5V to 5.5V <		<	VDD:	3.0V to 5.5V	
U L	:aal	13.5 mA typ. at 5.5V	IDD: 30 mA max. at 5.5V		Dorbet Line in HE mode	:aa	30 mA max. at 5.5V	
2	:Od	1.5 μA typ. at 4.5V	IPD: 1.5 μA typ. at 4.5V			:Od	1.5 μA typ. at 4.5V	
	Freq:	: 4 MHz max.	Freq: 10 MHz max.	\searrow	////	Freq:	10 MHz max.	
	VDD:			YDD:	2.5% tb 5.5%	VDD:	3.0V to 5.5V	
٩	:00		Do not use in L P mode	ioo:	48/µA max. at 32 kHz, 2,5V	:00	48 μA max. at 32 kHz, 2.5V	
]	:OA			:DAI	5.0 NA max at 2.5V7 /	:Od		
	Freq:	: 200 kHz max.		Freq:	200 kHK max. < / /	Freq:	200 kHz max.	
The shad	led sec	The shaded sections indicate oscillator selections which are tested for functionality, but not for MINNMAX specifications. It is recommended that the user	ins which are tested for functi-	onality,	but not for MINNAX specific;	ations.	It is recommended that the use	er
select the	e devic	select the device type that ensures the specifications required.	ations required.			\langle		
		:	·		· \			

DS40181A-page 80

12.1 DC Characteristics: PIC12CE673-04 (Commercial, Industrial, Extended⁽⁵⁾) PIC12CE673-10 (Commercial, Industrial, Extended⁽⁵⁾) PIC12CE674-04 (Commercial, Industrial, Extended⁽⁵⁾) PIC12CE674-04 (Commercial, Industrial, Extended⁽⁵⁾) PIC12CE674-04 (Commercial, Industrial, Extended⁽⁵⁾)

DC CHA	RACTERISTICS		$\begin{array}{ll} \mbox{dard Operating Conditions (unless otherwise specified)} \\ \mbox{rating temperature} & 0^{\circ}C &\leq TA \leq +70^{\circ}C \mbox{ (commercial)} \\ & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial)} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)} \end{array}$					
Parm No.	Characteristic	Sym	Min	Тур †	Ma x	Unit s	Conditions	
D001 D001A	Supply Voltage	VDD	3.0 4.5	-	5.5 5.5	V V	XT, INTRC, EXTRC and LP osc configura- tion HS osc configuration	
D002	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	Device in SLEEP mode	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Powerson Reset for details	
D004	VDD rise rate to ensure inter- nal Power-on Reset signal	SVDD	0.0 5	-	-	V/ms	See section on Power-on Reset for details	
D010 D010A D013	Supply Current (Note 2) No read/write to EEPROM peripheral	IDD	-	2.7 2.7 TBØ	5 5 ТВ	mA mA	XT, EXTRC oso configuration (PIC 12CE67X-04) Fosc = 4 MHz, VDD = 5.5V (Note 4) INTRC osc configuration Fosc = 4 MHz, VDD = 5.5V HS osc configuration (PIC12CE67X-10)	
D028	Module Differential Current			2.8	D 25 29	mA	Eosc = 10 MHz, VDD = 5.5V VDD = 5.5V SCL = 400 kHz	
D020 D021 D021A D021B	Power-down Current (Note 3)	IPD		5.5 1.5 1.5 1.5		μΑ μΑ μΑ μΑ	$\label{eq:VDD} \begin{array}{l} VDD = 4.0V, WDT \ enabled, -40^\circC \ to +85^\circC \\ VDD = 4.0V, WDT \ disabled, 0^\circC \ to +70^\circC \\ VDD = 4.0V, WDT \ disabled, -40^\circC \ to \\ +85^\circC \\ VDD = 4.0V, WDT \ disabled, -40^\circC \ to \\ +125^\circC \end{array}$	

- * These parameters are characterized but not tested.
- † Datarin "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For EXTRC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Extended operating range is Advance Information for this device.

12.2 DC Characteristics: PIC12LCE673-04 (Commercial, Industrial) PIC12LCE674-04 (Commercial, Industrial)

DC CHAF	RACTERISTICS					ire 0°(itions (unless otherwise specified) $C \le TA \le +70^{\circ}C$ (commercial) $C \le TA \le +85^{\circ}C$ (industrial)
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	Vdd	2.5	-	5.5	V	XT, INTRC, EXTRC and LP osc configuration (DC - 4 MHz)
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	Device in SLEEP mode
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D010	Supply Current (Note 2)	Idd	-	2.0	3.8	mA	XT, EXTRC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)
D010B	(-	2.0	3.8 48	mA	INTRC osc configuration Rosc = 4 MHz, VDD = 3.0V
D010A				22.5	\backslash	μA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D020 D021 D021A	Power-down Current (Note 3)	IPD	- - - ·	5.5 0.9 0.9	\int	μΑ μΑ μΑ	VDD = 3.0V, WDT enabled, -40° C to +85°C VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40° C to +85°C

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which Vpp can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching fate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all Ipp measurements in active operation mode are:

OSC1 = external square waye, from rail to rail; all I/O pins tristated, pulled to VDD MCLR = VpD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

4: For EXTRC osc configuration, current through Rext is not included. The current through the resistor can be stimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

12.3 DC Characteristics: PIC12CE673-04 (Commercial, Industrial, Extended⁽⁴⁾) PIC12CE673-10 (Commercial, Industrial, Extended⁽⁴⁾) PIC12CE674-04 (Commercial, Industrial, Extended⁽⁴⁾) PIC12CE673-04 (Commercial, Industrial, Extended⁽⁴⁾) PIC12LCE673-04 (Commercial, Industrial⁽⁴⁾) PIC12LCE674-04 (Commercial, Industrial⁽⁴⁾)

			ard Opera				ess otherwise specified) +70°C (commercial)				
		$-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)									
							+125°C (extended)				
		Operat	ing voltage	e Vdd r			ped in DC spec Section 12.1				
		•	ction 12.0		U						
Parm No.	Characteristic	Sym	Min	Typ†	Max	Units	Conditions				
	Input Low Voltage						$\overline{}$				
	I/O ports	VIL									
D030	with TTL buffer		Vss	-	0.15Vdd	V	For entire VDD range ⁽⁵⁾				
			-	-	0.8VDD	~V	$4.50 \le VDQ \le 5.5V^{(5)}$				
D031	with Schmitt Trigger buffer		Vss	-	0.2VDD	X	For entire VDD range ⁽⁵⁾				
D032	MCLR, GP2/T0CKI/AN2/INT		Vss		0.2VDD	$\langle \rangle$					
D032	(in RC mode)		V 55	-		\backslash	\sim				
D033	OSC1 (in XT, HS and LP)		Vss	~	0.3VDR	x '	Note1				
	Input High Voltage			\langle , \rangle	\square	$\overline{}$					
	I/O ports	VIH				\searrow					
D040	with TTL buffer		0.25VDQ	<u>\-</u> `	$\langle \rangle$		For entire VDD range				
			Ø.8VDD	< -/	Vød	V	$4.5 \le VDD \le 5.5V$				
			Q.8VDD		VDD	V	For VDD > 5.5V or VDD < 4.5V				
D040A	with Schmitt Trigger buffer		99V8.0	<u>\-`</u>	Vdd	V	For entire VDD range				
D042	MCLR, GP2/T0CKI/AN2/INT		0.8KDQ	V-	Vdd	V					
D042A	OSC1 (XT, HS and LP)	\land	0,7VOD>	-	Vdd	-	Note1				
D043	OSC1 (in EXTRC mode)		Q.9VDD	-	Vdd	V					
D070	GPIO weak pull-up current	IRUR	50	250	400	μA	VDD = 5V, VPIN = VSS				
	Input Leakage Current (Notes 2, 3)		Y								
D060	I/O ports	/ IÌ	-	-	±1	μA	Vss \leq VPIN \leq VDD, Pin at hi-				
		\vee			_	_	impedance				
D061	MCLR, RA4/TOCK		-	-	±5	μA	$Vss \le VPIN \le VDD$				
D061A	OSC1		-	-	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration				

† Data in "Typ" column is at 5%, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12QE67X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels

represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: Extended operating range is Advance Information for this device.

5: The better of the specifications may be used. For VIL, this would be the higher voltage and for VIH, this would be the lower voltage.

		Standa	ard Opera	ting Co	ondition	s (unle	ess otherwise specified)
		Operat	ting tempe	rature	0°C	$\leq TA \leq$	+70°C (commercial)
DC CHAR	ACTERISTICS				–40°C :	≤ TA ≤	+85°C (industrial)
					-40°C :	≤ TA ≤	+125°C (extended)
		Operat	ting voltage	e Vdd r	ange as	descrit	ped in DC spec Section 12.1
		and Se	ection 12.0				
Parm No.	Characteristic	Sym	Min	Typ†	Max	Units	Conditions
	Output Low Voltage						
D080	I/O ports	VOL	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V,
							–40°C to +85°C
D080A			-	-	0.6	V	$IOL = 7.0 \text{ mA}, V \not P D \neq 4.5 V,$
							-40°C to +125°C
D083	OSC2/CLKOUT		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V,
							-40°C to +85°C
D083A			-	-	0.6	V	$IOL \neq 1.2 \text{ mA}, VDD = 4.5\%$
							-40°¢ to)+125°C
	Output High Voltage						$\langle \langle \rangle \rangle$
D090	I/O ports (Note 3)	Voн	VDD - 0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5 V,
						\sim	-40°C to +85°C
D090A			VDD - 0.7	-	- \	X	IOH = -2.5 mA, VDD = 4.5V,
						$\wedge \vee$	-40°¢ to +125°C
D092	OSC2/CLKOUT		VDD - 0.7	-	$\langle \cdot \rangle$	∣∖v .	Юн = -1.3 mA, VDD = 4.5V,
					$ \setminus \setminus$		-40°C to +85°C
D092A			VDD - 0.7	<- L		∕v∕	IOH = -1.0 mA, VDD = 4.5V,
				$ $ \backslash $ $		\searrow	–40°C to +125°C
	Capacitive Loading Specs on		\vdash	\frown	$\overline{\langle \cdot \rangle}$		
	Output Pins		$ \land \rangle$	\land	$>$ $ $		
D100	OSC2 pin	Cosc2	/ / /	$ \setminus $	15	pF	In XT, HS and LP modes when
			1 / N	$\land \land$	ľ		external clock is used to drive
		$ \langle \rangle$	$\langle / / \rangle$	\searrow			OSC1.
D101	All I/O pins and OSC2		$\left \left\langle \cdot,\cdot\right\rangle \right\rangle$	ř -	50	pF	
	ate in "Tim" column is at EV OFCC			T last			no one for design entidemes only

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note 1: In EXTRC oscillator configuration, the OSC1/OLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12CE67X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 3: Negative current is defined as coming out of the pin.
- 4: Extended operating range is Advance Information for this device.
- 5: The better of the specifications may be used. For VIL, this would be the higher voltage and for VIH, this would be the lower voltage.

12.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:



12.5 <u>Timing Diagrams and Specifications</u>

FIGURE 12-2: EXTERNAL CLOCK TIMING




TABLE 12-2: CLOCK TIMING REQUIREMENTS

	-						
Parameter	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
No.							
	Fosc	External CLKIN Frequency	DC	—	4	MHz	XT and EXTRC osc mode
		(Note 1)	DC	_	4	MHz ,	HS osc mode (PIC12CE67X-04)
			DC	_	10	MHz	HS osc mode (PIC12CE67X-10)
			DC	_	200/	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	EXTRC osc mode
		(Note 1)	.455	_ /	<u>_</u>	MHz	XT osc mode
			4		\mathbf{A}	MHz	HS osc mode (PIC12CE67X-04)
			4	$ \langle \langle \rangle$	10	MHz	HS osc mode (PIC12CE67X-10)
			5	$\wedge - \land$	200	∕kHz	LP osc mode
1	Tosc	External CLKIN Period	250	$\mathcal{I}\mathcal{I}$	$\langle \mathcal{A} \rangle$	ns	XT and EXTRC osc mode
		(Note 1)	⁄250	$/ \not\vdash /$	\searrow	ns	HS osc mode (PIC12CE67X-04)
			100	$\langle 1 + 1 \rangle$	> -	ns	HS osc mode (PIC12CE67X-10)
			5	$\langle - \rangle$	-	μs	LP osc mode
		Oscillator Period	250	\searrow		ns	EXTRC osc mode
		(Note 1)	250	<u> </u>	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (PIC12CE67X-04)
			<u>100</u>	_	250	ns	HS osc mode (PIC12CE67X-10)
		$ \rangle \langle \cdot \rangle \rangle \rangle \langle \cdot \rangle \rangle \rangle \langle \cdot \rangle \rangle \langle \cdot \rangle \rangle \langle \cdot \rangle \langle \cdot \rangle \rangle \langle \cdot \rangle \langle $	5	_	—	μs	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	—	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High	50	—	—	ns	XT oscillator
	TosH	or Low Time	2.5	_	—	μs	LP oscillator
	/	$\left(\frown \right) $ $\left(\frown \right) $	10	—	—	ns	HS oscillator
4	TosR,<	External Clock in (OSC1) Rise	_	—	25	ns	XT oscillator
	Tose	or Fall Time	-	-	50	ns	LP oscillator
	\frown	$K N^{-1}$	_	_	15	ns	HS oscillator

Data in Typ" courn is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC12CE67X.






TABLE 12-3: CLKOUT AND I/O TIMING REQUIREMENT,8

Parameter No.	Sym	Characteristic	\langle	Min	Typt	Мах	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓	\sim	$\langle - \rangle$	15	30	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		\searrow	15	30	ns	Note 1
12*	TckR	CLKOUT rise time	CLKOUT rise time		5	15	ns	Note 1
13*	TckF	CLKOUT fall time	$\Box \Box A \Box$	—	5	15	ns	Note 1
14*	TckL2ioV	CLKOUT↓ to Port out valid	$\langle / / \rangle$	—	—	0.5TCY + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOU		0.25Tcy + 25	—	_	ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT 1	Port in hold after CLKOUT 1		—	-	ns	Note 1
17*	TosH2ioV	OSC1 ¹ (Q1 cycle) to Port out valid	\rangle	—	-	80 - 100	ns	
18*	TosH2iol	OSC11 (Q2 cycle) to Port input invalid (I/Q in hold ti	DSC11 (02 cycle) to Pott input invalid (I/Q in hold time)		-	_	ns	
19*	TioV2osH	Port input valid to OSC11 (I/O	in setup time)	TBD	—	-	ns	
20*	TioR	Port output rise time PI	C12CE67X	—	10	25	ns	
21*	TioF	Port output fail time PI	C12CE67X	—	10	25	ns	
22††*	Tinp	INT pin high or low time		20	—	_	ns	
23††*	Trbp	OPIO change INT high or low	time	20	—	_	ns	

These parameters are characterized but not tested.

Data ip/Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

tt These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in EXTRC and INTRC modes where CLKOUT output is 4 x Tosc.




FIGURE 12-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, AND POWER-UP TIMER TIMING

TABLE 12-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER

Parameter	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
No.							
30	TmcL	MCLR Pulse Width (low)	2	—	_	μs	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
31*	Twdt	Watchdog Timer Time out Period (No Prescaler)	7	18	33	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	—	1024Tosc	—	—	Tosc = OSC1 period
33*	Tpwrt	Power up Timer Period	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	Tioz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset		—	2.1	μs	

* These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not rested.

t

FIGURE 12-5: TIMER0 CLOCK TIMINGS




TABLE 12-5: TIMER0 CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Typt	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5TCY + 20*		\sim	ns	
			With Prescaler	10*	$\left \right\rangle$	_	ns	
41	TtOL	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20*) —	-	ns	
			With Prescaler	10*	-	_	ns	
42	Tt0P	T0CKI Period		Greater of: 20µs or <u>TCY + 40</u> * N	_	_	ns	N = prescale value (1, 2, 4,, 256)
48	Tcke2tmrl	Delay from external clock edge t	to timer increment	2Tosc	—	7Tosc	—	

These parameters are characterized but not tested. Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

VDD (Volts)	Temperature (°C)	Min	Тур	Max	Units
		GP0	/GP1		
2.5	-40	38K	42K	63K	Ω
	25	42K	48K	63K	Ω
	85	42K	49K	63K	Ω
	125	50K	55K	63K	Ω
3.0	-40	28K	32K	43K	Ω
	25	34K	38K	43K	$\langle \rho$
	85	34K	40K	43K	~ \ Q
	125	38K	40K	43K 4	\square_{Ω}
5.5	-40	15K	17K	20K	R
	25	18K	20K	23K	$\nabla \Omega \nabla$
	85	19K	22K	25K 🤇 🖉	Ω
	125	22K	24K	28K	~ 20
		GI	P3	\land	\
2.5	-40	285K	346K	\ <u>\ 4</u> 17K	Ω
	25	343K	414K	√ 532K	Ω
	85	368K	457K 🔨 🔪	<u>\</u> 53∕2K	Ω
	125	431K	504K	593K	Ω
3.0	-40	270K	326K	² у 396К	Ω
	25	327K	389K	─ 472K	Ω
	85	349K	427K	500K	Ω
	125	400K 🔨	472K	566K	Ω
5.5	-40	247K	292K	360K	Ω
	25	288K	341K	437K	Ω
	85	(306K)	371K	448K	Ω
	125	35,1K	407K	500K	Ω

TABLE 12-6: GPIO PULL-UP RESISTOR RANGES

TABLE 12-7: A/D CONVERTER CHARACTERISTICS:

PIC12CE673-04 (COMMERCIAL, INDUSTRIAL, EXTENDED⁽³⁾) PIC12CE673-10 (COMMERCIAL, INDUSTRIAL, EXTENDED⁽³⁾) PIC12CE674-04 (COMMERCIAL, INDUSTRIAL, EXTENDED⁽³⁾) PIC12CE674-10 (COMMERCIAL, INDUSTRIAL, EXTENDED⁽³⁾)

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	NR	Resolution	_	—	8-bits	—	$V{\sf REF} = V{\sf DD} = 5.12V, V{\sf SS} \le A{\sf IN} \le V{\sf REF}$
	Nint	Integral error	_	—	less than ±1 LSb	—	$VREF = VDD = 5.12V, VSS \le AIN \le VREF$
	Ndif	Differential error	_	—	less than ±1 LSb	—	$VREF = VDD = 5.12V, VSS \le AIN \le VREF$
	NFS	Full scale error	_	—	less than ±1 LSb	—	$VREF = VDD = 5.12V$, $\forall ss \le AIN \le VREF$
	Noff	Offset error	-	—	less than ±1 LSb	_	$VREF = VOD = 5.42V, VSS \le AIN \le VREF$
	_	Monotonicity	_	guaranteed	_	—	VSS ≤ AIN ≤ VREF
	VREF	Reference voltage	3.0V	_	VDD + 0.3	X	$\langle \rangle$
	VAIN	Analog input voltage	Vss - 0.3	—	VREF + 0.3	X /	
	Zain	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
	IAD	A/D conversion cur- rent (VDD)	—	180	$\langle \rangle$	μÂ	Average current consumption when A/D is on. (Note 1)
	IREF	VREF input current (Note 2)	—	Ā	1	mA μA	During sampling All other times

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
 - 2: VREF current is from GP1 pin or VDD pin, whichever is selected as reference input.
 - 3: Extended operating range is Advance Information for this device.

TABLE 12-8: A/D CONVERTER CHARACTERISTICS: PIC12LCE673-04 (COMMERCIAL, INDUSTRIAL) PIC12LCE674-04 (COMMERCIAL, INDUSTRIAL)

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	NR	Resolution	_	_	8-bits	-	VREF = VDD = 3.0V (Note 1)
	Nint	Integral error	_	—	less than ±1 LSb	-	VREF = VDD = 3.0V (Note 1)
	Ndif	Differential error	_	—	less than ±1 LSb	—	VREF = VDD = 3.0V (Note 1)
	NFS	Full scale error	_	—	less than ±1 LSb	—	VREF = VDD = 3.0V (Note 1)
	NOFF	Offset error	_	—	less than ±1 LSb	-	VREF = VDD = 3.0V (Note 1)
	_	Monotonicity	_	guaranteed	_	—	$Vss \leq Ain \leq Vref$
	VREF	Reference voltage	3.0V	—	VDD + 0.3	V	
	VAIN	Analog input voltage	Vss - 0.3	—	VREF + 0.3	V	
	ZAIN	Recommended impedance of ana- log voltage source	_	_	10.0	kΩ	
	IAD	A/D conversion cur- rent (VDD)	_	90	—	μA	Average current consumption when A/D is on. (Note 2)
	IREF	VREF input current (Note 3)	—	—	1 10	mA μA	During sampling All other times

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: These specifications apply if VREF = 3.0V and if VDD ≥ 3.0V. VIN must be between VSs and VREF

2: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

3: VREF current is from GP1 pin or VDD pin, whichever is selected as reference input.






	TABLE 12-9:	A/D CONVERSION REQUIREMENTS
--	-------------	-----------------------------

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	1.6		—	μs	VREF ≥ 3.0V
			2.0		—	μs	VREF full range
130	Tad	A/D Internal RC Oscillator source					ADCS1:ADCS0 = 11 (RC oscillator source)
			3.0	6.0	9.0	μs	PIC12LCE67X, VDD = 3.0V
			2.0	4.0	6.0	μs	PIC12CE67X
131	TCNV	Conversion time (not including S/H time). Note 1	—	9.5TAD	—	-	
132	TACQ	Acquisition time	Note 2	20	—	μs	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

NOTES:

13.0 DC AND AC CHARACTERISTICS - PIC12CE67X

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively, where σ is standard deviation.







FIGURE 13-2: CALIBRATED INTERNAL AC FREQUENCY RANGE VS. TEMPERATURE (VDD = 3.0V) (INTERNAL RC AS CALIBRATED TO 25°C, 5.0V)







FIGURE 13-3: INTERNAL RC FREQUENCY VS. CALIBRATION VALUE (VDD = 5.5V)


FIGURE 13-4: INTERNAL RC FREQUENCY VS, CALIBRATION VALUE (VDD = 3.5V)





Frequency	VDD = 2.5V	VDD = 5.5V
4 MHz	250 μA*	620 jt/A*
4 MHz	420 μA	1.1\mA
4 MHz	251 μA	775 HA
32 KHz	7 μΑ	37.µA
	4 MHz 4 MHz 4 MHz 4 MHz	4 MHz 250 μA* 4 MHz 420 μA 4 MHz 420 μA 4 MHz 251 μA


TABLE 13-1: DYNAMIC IDD (TYPICAL) - WDT ENABLED, 25°C


*Does not include current through external R&C.











NOTES:

14.0 PACKAGING INFORMATION

14.1 Package Marking Information


8-Lead PDIP (300 mil)



Exa	mple	
	12CE674 04/PSAZ	








Legen	d: MMM	Microchip part number information
	XXX	Customer specific information*
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	С	Facility code of the plant at which wafer is manufactured
		O = Outside Vendor
		C = 5" Line
		S = 6" Line
		H = 8" Line
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which
		part was assembled
Note:	In the ever	nt the full Microchip part number cannot be marked on one line,
		arried over to the next line thus limiting the number of available
	characters	for customer specific information.
* St	andard OTF	marking consists of Microchin part number year code week

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Package Type: K04-018 8-Lead Plastic Dual In-line (P) - 300 mil




Units			INCHES*		М	ILLIMETER	S
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		8			8	
Pitch	р		0.100			2.54	
Lower Lead Width	В	0.014	0.018	0.022	0.36	0.46	0.56
Upper Lead Width	B1 [†]	0.055	0.060	0.065	1.40	1.52	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	с	0.006	0.012	0.015	0.20	0.29	0.38
Top to Seating Plane	A	0.140	0.150	0.160	3.56	3.81	4.06
Top of Lead to Seating Plane	A1	0.060	0.080	0.100	1.52	2.03	2.54
Base to Seating Plane	A2	0.005	0.020	0.035	0.13	0.51	0.89
Tip to Seating Plane	L	0.120	0.130	0.140	3.05	3.30	3.56
Package Length	D‡	0.355	0.370	0.385	9.02	9.40	9.78
Molded Package Width	E‡	0.245	0.250	0.260	6.22	6.35	6.60
Radius to Radius Width	E1	0.267	0.280	0.292	6.78	7.10	7.42
Overall Row Spacing	eВ	0.310	0.342	0.380	7.87	8.67	9.65
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter.

- [†] Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."
- [‡] Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

Package Type: K04-084 8-Lead Ceramic Side Brazed Dual In-line with Window (JW) - 300 mil



Units			INCHES*		М	ILLIMETER	S
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		8			8	
Pitch	р	0.098	0.100	0.102	2.49	2.54	2.59
Lower Lead Width	В	0.016	0.018	0.020	0.41	0.46	0.51
Upper Lead Width	B1	0.050	0.055	0.060	1.27	1.40	1.52
Lead Thickness	С	0.008	0.010	0.012	0.20	0.25	0.30
Top to Seating Plane	A	0.145	0.165	0.185	3.68	4.19	4.70
Top of Body to Seating Plane	A1	0.103	0.123	0.143	2.62	3.12	3.63
Base to Seating Plane	A2	0.025	0.035	0.045	0.64	0.89	1.14
Tip to Seating Plane	L	0.130	0.140	0.150	3.30	3.56	3.81
Package Length	D	0.510	0.520	0.530	12.95	13.21	13.46
Package Width	E	0.280	0.290	0.300	7.11	7.37	7.62
Overall Row Spacing	eB	0.310	0.338	0.365	7.87	8.57	9.27
Window Diameter	W	0.161	0.166	0.171	4.09	4.22	4.34
Lid Length	Т	0.440	0.450	0.460	11.18	11.43	11.68
Lid Width	U	0.260	0.270	0.280	6.60	6.86	7.11

* Controlling Parameter.

NOTES:

APPENDIX A: CODE FOR ACCESSING EEPROM DATA MEMORY

To be determined. Please refer to our web site at www.microchip.com for code availability.

NOTES:

INDEX

	•
-	•

A/D	
Accuracy/Error	. 43
ADCON0 Register	. 37
ADIF bit	. 39
Analog Input Model Block Diagram	
Analog-to-Digital Converter	
Configuring Analog Port Pins	
Configuring the Interrupt	
Configuring the Module	
Connection Considerations	. 43
Conversion Clock	
Conversions	
Converter Characteristics	
Delays	
Effects of a Reset	
Equations	
Flowchart of A/D Operation	
GO/DONE bit	
Internal Sampling Switch (Rss) Impedence	. 40
Operation During Sleep	43
Sampling Requirements	. 40
Sampling Time	40
Source Impedence	40
Time Delays	
Transfer Function	
Absolute Maximum Ratings	
ADDLW Instruction	. 64
ADDWF Instruction	. 64
ADIE bit	
ADIF bit	
ADRES Register 13, 37	
ALU	
ANDLW Instruction	. 64
ANDWF Instruction	. 64
Application Notes	
AN546	
AN556	. 22
Architecture	
Harvard	7
Overview	
von Neumann	7
Assembler	
MPASM Assembler	. 76
В	
BCF Instruction	65
Bit Manipulation	
Block Diagrams	. 02
Analog Input Model	40
On-Chip Reset Circuit	
Timer0	
Timer0/WDT Prescaler	
Watchdog Timer	
BSF Instruction	
BTFSC Instruction	
BTFSS Instruction	
	. 00
C	
C bit	
CAL0 bit	
CAL1 bit	
CAL2 bit	
CAL3 bit	
CALFST bit	
CALL Instruction	. 66

CALSLW bit	
Carry bit	
Clocking Scheme	
CLRF Instruction	
CLRW Instruction	
CLRWDT Instruction	. 07
Code Examples Changing Prescaler (Timer0 to WDT)	25
Changing Prescaler (WDT to Timer0)	
Indirect Addressing	
COMF Instruction Computed GOTO	
Configuration Bits	
•	. 40
D	
DC bit	. 15
DC Characteristics	
PIC12CE673	. 81
PIC12CE674	. 81
DECF Instruction	. 67
DECFSZ Instruction	. 67
Development Support	
Development Tools	. 75
Diagrams - See Block Diagrams	
Digit Carry bit	7
Direct Addressing	. 23
E	
EEPROM Peripheral Operation	27
Electrical Characteristics	. 21
PIC12CE67X	70
External Brown-out Protection Circuit	
External Power-on Reset Circuit	
	. 00
F	
F Family of Devices	4
F Family of Devices Features	4 1
F Family of Devices Features	4 1 , 23
F Family of Devices Features	4 1 , 23
F Family of Devices Features	4 1 , 23
F Family of Devices Features FSR Register	4 1 , 23 . 77
F Family of Devices Features FSR Register	4 1 , 23 . 77 3
F Family of Devices Features FSR Register	4 1 , 23 . 77 3 . 54
F Family of Devices Features FSR Register 13, 14, Fuzzy Logic Dev. System (<i>fuzzy</i> TECH®-MP) G General Description GIE bit. GOTO Instruction	4 1 . 23 . 77 3 . 54 . 68
F Family of Devices	4 1 , 23 . 77 3 . 54 . 68 . 56
F Family of Devices Features FSR Register Tuzzy Logic Dev. System (fuzzyTECH®-MP) G General Description GIE bit GOTO Instruction GPIF bit GPIO GPIO 25	4 , 23 , 77 3 , 54 , 68 , 56
F Family of Devices Features FSR Register T3, 14 Fuzzy Logic Dev. System (<i>fuzzy</i> TECH®-MP) G General Description GIE bit GOTO Instruction GPIC GPIO Register 25 GPIO Register	4 , 23 , 77 3 , 54 , 68 , 56 , 51 , 13
F Family of Devices Features FSR Register Tuzzy Logic Dev. System (fuzzyTECH®-MP) G General Description GIE bit GOTO Instruction GPIO GPIO Register GPPU bit	4 , 23 , 77 3 , 54 , 68 , 56 , 51 , 13
F Features FSR Register FSR Register 13, 14 Fuzzy Logic Dev. System (fuzzyTECH®-MP) G General Description GIE bit GOPIO Instruction GPIO Register GPPU bit I	4 1 . 23 . 77 . 54 . 56 . 56 . 51 . 13 . 16
F Family of Devices Features FSR Register T3, 14 Fuzzy Logic Dev. System (<i>fuzzy</i> TECH®-MP) G General Description GIE bit. GOTO Instruction GPIO GPIO Register GPPU bit. I I/O Interfacing	4 , 23 , 77 3 , 54 , 56 , 51 , 13 , 16
F Family of Devices Features FSR Register TSR Register 13, 14, Fuzzy Logic Dev. System (<i>fuzzy</i> TECH®-MP) G General Description GIE bit. GOTO Instruction GPIF bit. GPIO GPIO Register I I/O Interfacing I/O Ports	4 , 23 , 77 3 . 54 . 68 . 56 . 51 . 13 . 16 . 25 . 25
F Family of Devices Features FSR Register Table For any system G General Description GIE bit GOTO Instruction GPIF bit GPIO GPIO Register GPIO Register I I/O Interfacing I/O Ports I/O Programming Considerations	4 , 23 , 77 . 54 . 56 . 51 . 13 . 16 . 25 . 25 . 26
F Family of Devices Features FSR Register SSR Register 13, 14, Fuzzy Logic Dev. System (fuzzyTECH®-MP) G General Description GIE bit GOTO Instruction GPIC GPIO Register GPPU bit I I/O Interfacing I/O Programming Considerations ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator	4 , 23 , 77 3 . 54 . 68 . 56 . 51 . 13 . 16 . 25 . 25 . 26 . 75
F Family of Devices Features FSR Register TSR Register 13, 14 Fuzzy Logic Dev. System (fuzzyTECH®-MP) G General Description GIE bit GOTO Instruction GPIO GPIO Register GPPU bit I I/O Interfacing I/O Ports I/O Programming Considerations ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator ID Locations	4 , 23 , 77 3 . 54 . 68 . 56 . 51 . 13 . 16 . 25 . 25 . 25 . 25 . 25 . 25 . 25 . 25
F Family of Devices Features FSR Register TSR Register 13, 14, Fuzzy Logic Dev. System (<i>fuzzy</i> TECH®-MP) G General Description GIE bit. GOTO Instruction GPIF bit. GPIO GPIO Register GPPU bit. I I/O Interfacing I/O Programming Considerations ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator ID Locations INCF Instruction	4 , 23 , 77 3 , 54 , 56 , 51 , 13 , 16 . 25 , 25 , 26 , 75 , 45 , 68
F Family of Devices Features FSR Register SSR Register 13, 14, Fuzzy Logic Dev. System (<i>fuzzy</i> TECH®-MP) G General Description GIE bit. GOTO Instruction GPIF bit GPIO GPIO Register GPPU bit. I I/O Interfacing I/O Ports I/O Programming Considerations ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator ID Locations INCF Instruction INCFSZ Instruction	4
F Family of Devices Features FSR Register SSR Register 13, 14, Fuzzy Logic Dev. System (fuzzyTECH®-MP) G General Description GIE bit GOTO Instruction GPIF bit GPIO Register GPPU bit I I/O Interfacing I/O Programming Considerations ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator ID Locations INCF Instruction In-Circuit Serial Programming 45	4
F Family of Devices Features FSR Register SSR Register 13, 14, Fuzzy Logic Dev. System (fuzzyTECH®-MP) G General Description GIE bit GOTO Instruction GPIF bit GPIO GPIO Register GPPU bit I I/O Interfacing I/O Programming Considerations ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator ID Locations INCF Instruction In-Circuit Serial Programming 45 INDF Register	4 , 23 , 77 3 . 54 . 68 . 56 . 51 . 13 . 16 . 255 . 26 . 75 . 45 . 68 . 68 . 59 . 23
F Family of Devices Features FSR Register 13, 14, Fuzzy Logic Dev. System (<i>fuzzy</i> TECH®-MP) G General Description GIE bit. GOTO Instruction GPIF bit GPIO GPU Register GPPU bit. I I/O Interfacing I/O Programming Considerations ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator ID Locations INCF Instruction In-Circuit Serial Programming MDF Register 10 In-Circuit Serial Programming 45 INDF Register 14 Indirect Addressing	4 , 23 , 77 , 54 , 68 , 56 , 51 , 13 , 25 , 25 , 25 , 26 , 23 , 68 , 59 , 23 , 23
F Family of Devices Features FSR Register SSR Register SSR Register Sample General Description GIE bit. GOTO Instruction GPIF bit GPIO GPIO Register GPIO Net Structure I I/O Interfacing I/O Programming Considerations ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator INCF Instruction INCFSZ Instruction INCFSZ Instruction INCFSZ Instruction Indirect Addressing Indirect Addressing Initialization Conditions for All Registers	4 , 23 , 77 3 , 54 , 68 , 56 , 51 , 13 , 16 , 25 , 25 , 25 , 45 , 68 , 59 , 23 , 23 , 51
F Family of Devices	4 , 23 , 77 3 , 54 , 68 , 56 , 51 , 13 , 16 , 25 , 25 , 25 , 26 , 75 , 26 , 75 , 45 , 68 , 59 , 23 , 51 , 10 , 25 , 23 , 51 , 11 , 12 , 25 , 26 , 51 , 12 , 12 , 12 , 12 , 12 , 12 , 12 , 1
F Family of Devices	4 1 . 23 . 54 . 688 . 566 . 51 . 13 . 16 . 25 . 26 . 75 . 26 . 75 . 45 . 68 . 59 . 23 . 51 . 10 . 23 . 51 . 10 . 77
F Family of Devices	4 1 . 23 . 54 . 688 . 566 . 51 . 13 . 16 . 25 . 26 . 75 . 26 . 75 . 45 . 68 . 59 . 23 . 51 . 10 . 23 . 51 . 10 . 77
F Family of Devices Features FSR Register 13, 14, Fuzzy Logic Dev. System (fuzzyTECH®-MP) G General Description GIE bit. GOTO Instruction GPIF bit GPIO Register GPIO Register GPIU bit I I/O Interfacing I/O Programming Considerations ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator ID Locations INCF Instruction INCFSZ Instruction INCFSZ Instruction Indirect Addressing Indirect Addressing Initialization Conditions for All Registers Instruction Flow/Pipelining Instruction Format Instruction Set	4 , 23 , 54 , 56 , 51 , 13 , 56 , 51 , 13 , 25 , 26 , 23 , 23 , 51 , 25 , 45 , 23 , 51 , 10 , 25 , 45 , 59 , 23 , 51 , 10 , 25 , 68 , 51 , 11 , 25 , 26 , 51 , 13 , 54 , 56 , 51 , 13 , 56 , 51 , 51 , 51 , 51 , 51 , 51 , 51 , 51
F Family of Devices Features FSR Register SR Register Support G General Description GIE bit. GOTO Instruction GPIF bit GPIO GPIO Register GPIO Net Support I/O Interfacing I/O Programming Considerations ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator ID Locations INCF Instruction In-Circuit Serial Programming 45 INDF Register Indirect Addressing Initialization Conditions for All Registers Instruction Format Instruction Set ADDLW	4 , 23 , 77 , 54 , 56 , 51 , 13 , 16 , 255 , 455 , 266 , 755 , 455 , 235 , 688 , 599 , 233 , 511 , 100 , 100 , 61
F Family of Devices Features FSR Register 13, 14, Fuzzy Logic Dev. System (fuzzyTECH®-MP) G General Description GIE bit. GOTO Instruction GPIF bit GPIO Register GPIO Register GPIU bit I I/O Interfacing I/O Programming Considerations ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator ID Locations INCF Instruction INCFSZ Instruction INCFSZ Instruction Indirect Addressing Indirect Addressing Initialization Conditions for All Registers Instruction Flow/Pipelining Instruction Format Instruction Set	4 , 23 , 27 , 23 , 54 , 68 , 51 , 13 , 16 , 25 , 25 , 25 , 25 , 25 , 23 , 51 , 10 , 25 , 23 , 51 , 10 , 25 , 23 , 51 , 10 , 23 , 51 , 13 , 54 , 55 , 51 , 13 , 56 , 51 , 13 , 25 , 26 , 51 , 13 , 25 , 25 , 26 , 51 , 13 , 25 , 25 , 25 , 25 , 25 , 25 , 25 , 25

ANDWF	
BCF	
BSF	
BTFSC6 BTFSS6	
CALL	
CLRF	
CLRW	
CLRWDT6	67
COMF6	67
DECF6	
DECFSZ6	
GOTO6	
INCF	
INCFSZ	
IORWF	
MOVF	
MOVLW	
MOVWF6	
NOP7	70
OPTION	
RETFIE	
RETLW	
RETURN	
RLF	
SLEEP	
SUBLW	
SUBWF	
SWAPF7	73
TRIS7	73
XORLW7	
XORWF	
Section	
INTCON Register	
Internal Sampling Switch (Rss) Impedence	
Interrupts	
A/D5	
GP2/INT5	54
GPIO Port5	54
Section5	
TMR05	
TMR0 Overflow	
IORLW Instruction	
IRP bit1	
K	5
KeeLoq® Evaluation and Programming Tools7	1
L	
Loading of PC2	22
M	
MCLR	51
Memory	
Data Memory1	11
Program Memory1	
Program Memory1 Program Memory Map	11
Program Memory1 Program Memory Map PIC12CE67X1	11
Program Memory1 Program Memory Map PIC12CE67X1 Register File Map	11
Program Memory	1 1 2
Program Memory	11 11 12 59
Program Memory	11 12 59

N
NOP Instruction70
0
Opcode
OPTION Instruction
OPTION Register
Orthogonal7
OSC selection
OSCCAL Register
Oscillator
EXTRC
HS
INTRO
XT
Oscillator Configurations
Oscillator Types
EXTRC
HS
INTRC 46
LP
XT
Р
Package Marking Information 101
Packaging Information 101
Paging, Program Memory
PCL
PCL Register
PCLATH
PCLATH Register
PCON Register
PD bit
PICDEM-1 Low-Cost PICmicro Demo Board
PICDEM-2 Low-Cost PIC16CXX Demo Board
PICDEM-3 Low-Cost PIC16CXXX Demo Board
PICMASTER® In-Circuit Emulator
PICSTART® Plus Entry Level Development System
PIE1 Register
Pinout Description
PIC12CE67X
PIR1 Register
POP
Oscillator Start-up Timer (OST)
Power Control Register (PCON)
Power-on Reset (POR)
Power-up Timer (PWRT) 45, 50
Power-Up-Timer (PWRT)
Time-out Sequence 50
Time-out Sequence on Power-up 52
TO
Power
Power-down Mode (SLEEP)
Prescaler, Switching Between Timer0 and WDT
PRO MATE® II Universal Programmer
Product Identification System - PIC12CE67X
Program Memory
Paging
Program Memory Map

PS0 bit
PS2 bit
PSA bit
PUSH
R
RC Oscillator
Read Modify Write
Read-Modify-Write
Register File 11
Registers
Мар
PIC12CE67X 12
Reset Conditions51
Reset
Reset Conditions for Special Registers
RETFIE Instruction
RETLW Instruction
RETURN Instruction71
RLF Instruction71
RP0 bit
RP1 bit
RRF Instruction
S
SEEVAL® Evaluation and Programming System
Services
One-Time-Programmable (OTP)5
Quick-Turnaround-Production (QTP)5
Serialized Quick-Turnaround Production (SQTP)5
SFR
SFR As Source/Destination
SLEEP
SLEEP Instruction
Software Simulator (MPLAB-SIM)
Special Features of the CPU
Special Function Register
Special Function Register PIC12CE67X13
Special Function Register PIC12CE67X13 Special Function Registers
Special Function Register 13 PIC12CE67X
Special Function Register 13 PIC12CE67X
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBWF Instruction 72
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBWF Instruction 72 SWAPF Instruction 73
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBWF Instruction 72
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBWF Instruction 72 SWAPF Instruction 73
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBWF Instruction 72 SWAPF Instruction 73 T T
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBWF Instruction 72 SWAPF Instruction 73 T TOCS bit 16
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBWF Instruction 73 T TOCS bit 16 TAD 41
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBW Instruction 72 SUBWF Instruction 73 T T TOCS bit 16 TAD 41
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBWF Instruction 73 T 16 TAD 41 Timer0 51
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBVF Instruction 72 SWAPF Instruction 73 T TOCS bit 16 TAD 41 Timer0 51 Timers 51 Timer0 51
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBWF Instruction 72 SWAPF Instruction 73 T TOCS bit 16 TAD 41 Timer0 RTCC 51 Timer0 Block Diagram 31
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBW Instruction 72 SUBWF Instruction 73 T TOCS bit TOCS bit 16 TAD 41 Timer0 51 Timer0 31 External Clock 33
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 STATUS Register 15 SUBLW Instruction 72 SUBWF Instruction 73 T TOCS bit ToCS bit 16 TAD 41 Timer0 810cK Diagram RTCC 51 Timer0 31 External Clock 33 External Clock Timing 33
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SWAPF Instruction 73 T TOCS bit Timer0 16 RTCC 51 Timer0 31 External Clock 33 External Clock Timing 33 Increment Delay 33
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBWF Instruction 72 SWAPF Instruction 73 T TOCS bit TOCS bit 16 TAD 41 Timer0 51 Timer0 51 Block Diagram 31 External Clock 33 Increment Delay 33 Increment Delay 33
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBWF Instruction 72 SWAPF Instruction 73 T TOCS bit TImer0 16 TAD 41 Timer0 8 Block Diagram 31 External Clock 33 Increment Delay 33 Interrupt 31 External Clock 33 Interrupt Timing 32
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBW Instruction 72 SUBWF Instruction 73 T TOCS bit TOCS bit 16 TAD 11 Timer0 8 Block Diagram 31 External Clock 33 Increment Delay 33 Interrupt Timing 32 Prescaler 34
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBWF Instruction 73 T TOCS bit Timer0 16 RTCC 51 Timer0 31 External Clock 33 Interrupt 33 Interrupt 31 Prescaler 34
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBVF Instruction 73 T T TOCS bit 16 TAD 41 Timer0 8 RTCC 51 Timer0 8 External Clock 33 Increment Delay 33 Increment Delay 33 Interrupt 31 Interrupt Timing 32 Prescaler Block Diagram 34 Prescaler Block Diagram 31
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SWAPF Instruction 73 T T TOCS bit 16 TAD 41 Timer0 8 RTCC 51 Timer0 8 Block Diagram 31 External Clock 33 Increment Delay 33 Increment Delay 33 Interrupt 31 Interrupt Timing 32 Prescaler Block Diagram 34 Prescaler Block Diagram 34 Section 31 Switching Prescaler Assignment 35
Special Function Register 13 PIC12CE67X 13 Special Function Registers 62 Special Function Registers, Section 12 Stack 22 Overflows 22 Underflow 22 STATUS Register 15 SUBLW Instruction 72 SUBVF Instruction 73 T T TOCS bit 16 TAD 41 Timer0 8 RTCC 51 Timer0 8 External Clock 33 Increment Delay 33 Increment Delay 33 Interrupt 31 Interrupt Timing 32 Prescaler Block Diagram 34 Prescaler Block Diagram 31

T0IF 5	6
Timing	1
TMR0 Interrupt 5	6
Timing Diagrams	
A/D Conversion	3
CLKOUT and I/O 8	7
External Clock Timing 8	6
Time-out Sequence	
Timer0	9
Timer0 Interrupt Timing	
Timer0 with External Clock 3	3
Wake-up from Sleep via Interrupt5	
TO bit 1	
TOSE bit1	
TRIS Instruction	3
TRIS Register	5
Two's Complement	
U	
-	_
UV Erasable Devices	5
W	
VV	
W Register ALU	7
W Register	
W Register ALU	8
W Register ALU Wake-up from SLEEP	8 7
W Register ALU	8 7 1
W Register ALU Wake-up from SLEEP	8 7 1 7
W Register ALU	8 7 1 7 7
W Register ALU	871777
W Register ALU	871777
W Register ALU	8717771
W Register ALU Wake-up from SLEEP	8 7 1 7 7 7 1 3
W Register ALU Wake-up from SLEEP	8 7 1 7 7 7 1 3
W Register ALU Wake-up from SLEEP	8 7 1 7 7 7 1 3
W Register ALU Wake-up from SLEEP	8717771 33 5

NOTES:

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.futureone.com/pub/microchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

980106

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. PICmicro, *Flex*ROM, MPLAB and *fuzzy*-LAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.

fuzzyTECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.


READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent
RE	: Reader Response	
Fro	om: Name	
	Company	
	Address	
	City / State / ZIP / Country	
Anr	Telephone: () plication (optional):	FAX: ()
	buld you like a reply?YN	
		- DC40191A
		1. D340161A
Qu	lestions:	
1.	What are the best features of this document?	
2.	How does this document meet your hardware and	software development needs?
~		
3.	Do you find the organization of this data sheet easy	to follow? If not, why?
4	What additions to the data sheet do you think would	d enhance the structure and subject?
5.	What deletions from the data sheet could be made	without affecting the overall usefulness?
6.	Is there any incorrect or misleading information (wh	at and where)?
7.	How would you improve this document?	
0	How would you improve our software, systems, and	keilieen producte?
0.	now would you improve our soltware, systems, and	

PIC12CE67X PRODUCT IDENTIFICATION SYSTEM



Please contact your local sales office for exact ordering procedures.

SALES AND SUPPORT

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office.
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

NOTES:

NOTES:



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602-786-7200 Fax: 602-786-7277 *Technical Support:* 602 786-7627 *Web:* http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 972-991-7177 Fax: 972-991-8588

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 714-263-1888 Fax: 714-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 516-273-5305 Fax: 516-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

Hong Kong

Microchip Asia Pacific RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

India

Microchip Technology Inc. India Liaison Office No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062

Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa 222 Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hong Qiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

Singapore

Microchip Technology Taiwan Singapore Branch 200 Middle Road #07-02 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

ASIA/PACIFIC (CONTINUED)

Taiwan, R.O.C Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tei: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-1189-21-5858 Fax: 44-1189-21-5835

France

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Müchen, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-39-6899939 Fax: 39-39-6899883

1/13/98



Microchip received ISO 9001 Quality System certification for its worldwide headquarters, design, and wafer fabrication facilities in January, 1997. Our field-programmable PICmicro™ 8-bit MCUs, Serial EEPROMs, related specialty memory products and development systems conform to the stringent quality standards of the International Standard Organization (ISO).

All rights reserved. © 1998, Microchip Technology Incorporated, USA. 2/98 💭 Printed on recycled paper.

Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip By products as critical components in life support systems is no authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.