

### 8-Bit CMOS Microcontrollers with A/D Converter

#### Devices included in this data sheet:

- PIC16C710
- PIC16C71
- PIC16C711
- PIC16C715

#### PIC16C71X Microcontroller Core Features:


- High-performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- Up to 2K x 14 words of Program Memory, up to 128 x 8 bytes of Data Memory (RAM)
- · Interrupt capability
- · Eight level deep hardware stack
- · Direct, indirect, and relative addressing modes
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code-protection
- · Power saving SLEEP mode
- · Selectable oscillator options
- Low-power, high-speed CMOS EPROM technology
- · Fully static design
- Wide operating voltage range: 2.5V to 6.0V
- High Sink/Source Current 25/25 mA
- Commercial, Industrial and Extended temperature ranges
- Program Memory Parity Error Checking Circuitry with Parity Error Reset (PER) (PIC16C715)
- Low-power consumption:
  - < 2 mA @ 5V, 4 MHz
  - 15  $\mu A$  typical @ 3V, 32 kHz
  - < 1 μA typical standby current

#### PIC16C71X Peripheral Features:

- Timer0: 8-bit timer/counter with 8-bit prescaler
- 8-bit multichannel analog-to-digital converter
- Brown-out detection circuitry for Brown-out Reset (BOR)
- 13 I/O Pins with Individual Direction Control

PIC16C7X Features	710	71	711	715
Program Memory (EPROM) x 14	512	1K	1K	2K
Data Memory (Bytes) x 8	36	36	68	128
I/O Pins	13	13	13	13
Timer Modules	1	1	1	1
A/D Channels	4	4	4	4
In-Circuit Serial Programming	Yes	Yes	Yes	Yes
Brown-out Reset	Yes	_	Yes	Yes
Interrupt Sources	4	4	4	4

#### **Pin Diagrams**



#### **Table of Contents**

1.0	General Description	3
2.0	PIC16C71X Device Varieties	5
3.0	Architectural Overview	
4.0	Memory Organization	11
5.0	I/O Ports	
6.0	Timer0 Module	31
7.0	Analog-to-Digital Converter (A/D) Module	37
8.0	Special Features of the CPU	47
9.0	Instruction Set Summary	
10.0	Development Support	
11.0	Electrical Characteristics for PIC16C710 and PIC16C711	89
12.0	DC and AC Characteristics Graphs and Tables for PIC16C710 and PIC16C711	101
13.0	Electrical Characteristics for PIC16C715	
14.0	DC and AC Characteristics Graphs and Tables for PIC16C715	125
15.0	Electrical Characteristics for PIC16C71	
16.0	DC and AC Characteristics Graphs and Tables for PIC16C71	
17.0	Packaging Information	155
	dix A:	
Appen	dix B: Compatibility	161
Appen	dix C: What's New	162
Appen	dix D: What's Changed	162
Index .		163
PIC16	C71X Product Identification System.	173

### To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

#### 1.0 GENERAL DESCRIPTION

The PIC16C71X is a family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers with integrated analog-to-digital (A/D) converters, in the PIC16CXX mid-range family.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC16CXX microcontroller family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches which require two cycles. A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16CXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The PIC16C710/71 devices have 36 bytes of RAM, the PIC16C711 has 68 bytes of RAM and the PIC16C715 has 128 bytes of RAM. Each device has 13 I/O pins. In addition a timer/counter is available. Also a 4-channel high-speed 8-bit A/D is provided. The 8-bit resolution is ideally suited for applications requiring low-cost analog interface, e.g. thermostat control, pressure sensing, etc.

The PIC16C71X family has special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) feature provides a power saving mode. The user can wake up the chip from SLEEP through several external and internal interrupts and resets.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lockup.

A UV erasable CERDIP packaged version is ideal for code development while the cost-effective One-Time-Programmable (OTP) version is suitable for production in any volume.

The PIC16C71X family fits perfectly in applications ranging from security and remote sensors to appliance control and automotive. The EPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16C71X very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, serial communication, capture and compare, PWM functions and coprocessor applications).

#### 1.1 Family and Upward Compatibility

Users familiar with the PIC16C5X microcontroller family will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for the PIC16C5X can be easily ported to the PIC16CXX family of devices (Appendix B).

#### 1.2 <u>Development Support</u>

PIC16C71X devices are supported by the complete line of Microchip Development tools.

Please refer to Section 10.0 for more details about Microchip's development tools.

TABLE 1-1: PIC16C71X FAMILY OF DEVICES

		PIC16C710	PIC16C71	PIC16C711	PIC16C715	PIC16C72	PIC16CR72 <sup>(1)</sup>
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20
	EPROM Program Memory (x14 words)	512	1K	1K	2K	2K	_
Memory	ROM Program Memory (14K words)	_	_	_	_	_	2K
	Data Memory (bytes)	36	36	68	128	128	128
	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/PWM Module(s)	_	_	_	_	1	1
	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	_	_	_	_	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C
	Parallel Slave Port	_	_	_	_	_	_
	A/D Converter (8-bit) Channels	4	4	4	4	5	5
	Interrupt Sources	4	4	4	4	8	8
	I/O Pins	13	13	13	13	22	22
	Voltage Range (Volts)	2.5-6.0	3.0-6.0	2.5-6.0	2.5-5.5	2.5-6.0	3.0-5.5
Features	In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes	Yes
	Brown-out Reset	Yes	_	Yes	Yes	Yes	Yes
	Packages	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC, SSOP

		PIC16C73A	PIC16C74A	PIC16C76	PIC16C77
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20
Memory	EPROM Program Memory (x14 words)	4K	4K	8K	8K
	Data Memory (bytes)	192	192	376	376
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/PWM Module(s)	2	2	2	2
	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART
	Parallel Slave Port	_	Yes	_	Yes
	A/D Converter (8-bit) Channels	5	8	5	8
	Interrupt Sources	11	12	11	12
	I/O Pins	22	33	22	33
	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
Features	In-Circuit Serial Programming	Yes	Yes	Yes	Yes
	Brown-out Reset	Yes	Yes	Yes	Yes
	Packages	28-pin SDIP, SOIC	40-pin DIP; 44-pin PLCC, MQFP, TQFP	28-pin SDIP, SOIC	40-pin DIP; 44-pin PLCC, MQFP, TQFP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C7XX Family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local Microchip sales office for availability of these devices.

#### 2.0 PIC16C71X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C71X Product Identification System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

For the PIC16C71X family, there are two device "types" as indicated in the device number:

- C, as in PIC16C71. These devices have EPROM type memory and operate over the standard voltage range.
- LC, as in PIC16LC71. These devices have EPROM type memory and operate over an extended voltage range.

#### 2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART® Plus and PRO MATE® II programmers both support programming of the PIC16C71X.

#### 2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

## 2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

#### 2.4 <u>Serialized Quick-Turnaround</u> Production (SQTP<sup>SM</sup>) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random, or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password, or ID number.

**NOTES:** 

#### 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CXX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CXX uses a Harvard architecture, in which, program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture in which program and data are fetched from the same memory using the same bus. Separating program and data buses further allows instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, all instructions (35) execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The table below lists program memory (EPROM) and data memory (RAM) for each PIC16C71X device.

Device	Program Memory	Data Memory
PIC16C710	512 x 14	36 x 8
PIC16C71	1K x 14	36 x 8
PIC16C711	1K x 14	68 x 8
PIC16C715	2K x 14	128 x 8

The PIC16CXX can directly or indirectly address its register files or data memory. All special function registers, including the program counter, are mapped in the data memory. The PIC16CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16CXX simple yet efficient. In addition, the learning curve is reduced significantly.

PIC16CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between the data in the working register and any register file.


The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow bit and a digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

FIGURE 3-1: PIC16C71X BLOCK DIAGRAM

Device	Program Memory	Data Memory (RAM)
PIC16C710	512 x 14	36 x 8
PIC16C71	1K x 14	36 x 8
PIC16C711	1K x 14	68 x 8
PIC16C715	2K x 14	128 x 8



- Note 1: Higher order bits are from the STATUS register.
  - 2: Brown-out Reset is not available on the PIC16C71.

**TABLE 3-1: PIC16C710/71/711/715 PINOUT DESCRIPTION** 

Pin Name	DIP Pin#	SSOP Pin# <sup>(4)</sup>	SOIC Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	18	16	I	ST/CMOS <sup>(3)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	15	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	4	4	4	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	17	19	17	I/O	TTL	RA0 can also be analog input0
RA1/AN1	18	20	18	I/O	TTL	RA1 can also be analog input1
RA2/AN2	1	1	1	I/O	TTL	RA2 can also be analog input2
RA3/AN3/VREF	2	2	2	I/O	TTL	RA3 can also be analog input3 or analog reference voltage
RA4/T0CKI	3	3	3	I/O	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.
						PORTB is a bi-directional I/O port. PORTB can be software pro-
					(1)	grammed for internal weak pull-up on all inputs.
RB0/INT	6	7	6	I/O	TTL/ST <sup>(1)</sup>	RB0 can also be the external interrupt pin.
RB1	7	8	7	I/O	TTL	
RB2	8	9	8	I/O	TTL	
RB3	9	10	9	I/O	TTL	
RB4	10	11	10	I/O	TTL	Interrupt on change pin.
RB5	11	12	11	I/O	TTL	Interrupt on change pin.
RB6	12	13	12	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming clock.
RB7	13	14	13	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming data.
Vss	5	4, 6	5	Р	_	Ground reference for logic and I/O pins.
VDD	14	15, 16	14	Р	_	Positive supply for logic and I/O pins.

Legend: I = input

O = output — = Not used I/O = input/output TTL = TTL input

P = power

ST = Schmitt Trigger input Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in serial programming mode.
- 3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.4: The PIC16C71 is not available in SSOP package.

#### 3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.


#### 3.2 <u>Instruction Flow/Pipelining</u>

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





#### **EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW**



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

#### 4.0 MEMORY ORGANIZATION

#### 4.1 **Program Memory Organization**

The PIC16C71X family has a 13-bit program counter capable of addressing an 8K x 14 program memory space. The amount of program memory available to each device is listed below:

Device	Program Memory	Address Range
PIC16C710	512 x 14	0000h-01FFh
PIC16C71	1K x 14	0000h-03FFh
PIC16C711	1K x 14	0000h-03FFh
PIC16C715	2K x 14	0000h-07FFh

For those devices with less than 8K program memory, accessing a location above the physically implemented address will cause a wraparound.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PIC16C710 PROGRAM MEMORY MAP AND STACK




FIGURE 4-2: PIC16C71/711 PROGRAM MEMORY MAP AND STACK





FIGURE 4-3: PIC16C715 PROGRAM MEMORY MAP AND STACK



#### 4.2 <u>Data Memory Organization</u>

The data memory is partitioned into two Banks which contain the General Purpose Registers and the Special Function Registers. Bit RP0 is the bank select bit.

RP0 (STATUS<5>) =  $1 \rightarrow Bank 1$ 

RP0 (STATUS<5>) =  $0 \rightarrow Bank 0$ 

Each Bank extends up to 7Fh (128 bytes). The lower locations of each Bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers implemented as static RAM. Both Bank 0 and Bank 1 contain special function registers. Some "high use" special function registers from Bank 0 are mirrored in Bank 1 for code reduction and quicker access.

#### 4.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR (Section 4.5).

FIGURE 4-4: PIC16C710/71 REGISTER FILE MAP

File			File
Addres	ss	I	Address
00h	INDF <sup>(1)</sup>	INDF <sup>(1)</sup>	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h		PCON <sup>(2)</sup>	87h
08h	ADCON0	ADCON1	88h
09h	ADRES	ADRES	89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch		General	8Ch
		Purpose	
	General Purpose	Register	
	Register	Mapped	
	Ü	Mapped in Bank 0 <sup>(3)</sup>	
2Fh			AFh
30h			B0h
'			
l .			
1			
			1
7Fh			FFh
''''	Bank 0	Bank 1	
	Dank 0	Dank 1	
	Unimplemented	data memory loca	tions, read
	as '0'.	add momory lood	, 1044
Note 1:	Not a physical re		
2:	The PCON regist PIC16C71.	ter is not impleme	nted on the
3:		are unimplemented	d in Bank 1.
		ese locations will a	
	corresponding Ba	ank 0 register.	

FIGURE 4-5: PIC16C711 REGISTER FILE MAP




FIGURE 4-6: PIC16C715 REGISTER FILE MAP

	IVIAI		
File Address	3		File Address
00h	INDF <sup>(1)</sup>	INDF <sup>(1)</sup>	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h			87h
08h			88h
09h			89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh	1 11(1	1151	8Dh
0Eh		PCON	8Eh
0Fh		1 0011	8Fh
10h			90h
11h			91h
12h			92h
13h			93h
14h			94h
15h			95h
16h			96h
17h			97h
1711 18h			98h
19h			99h
1Ah			9Ah
1Bh			9Bh
1Ch			9Ch
1Dh			9Dh
1Eh	ADRES		9Eh
1En		A DCON4	9En 9Fh
	ADCON0	ADCON1	_
20h	General	General	A0h
	Purpose Register	Purpose Register	
	05.5.61	1 2 3 . 2 . 2 . 2	BFh
			C0h
l			
[			
7Fh			FFh
7111	Bank 0	Bank 1	
	Jnimplemented dat	a memory locatio	ns, read
	as '0'. Not a physical regis	ster.	

#### 4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. The special function registers can be classified into two sets (core and peripheral). Those registers associated with the "core" functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

TABLE 4-1: PIC16C710/71/711 SPECIAL FUNCTION REGISTER SUMMARY

01h T 02h <sup>(3)</sup> F 03h <sup>(3)</sup> S 04h <sup>(3)</sup> F	INDF TMR0 PCL STATUS FSR PORTA PORTB	Timer0 mod Program Co IRP <sup>(5)</sup> Indirect data	this location tule's registe punter's (PC) RP1 <sup>(5)</sup> a memory ad	r Least Signif RP0	icant Byte	address data	a memory (no	ot a physical	register)	0000 0000 xxxx xxxx	0000 0000 uuuu uuuu
01h T 02h <sup>(3)</sup> F 03h <sup>(3)</sup> S 04h <sup>(3)</sup> F	TMR0 PCL STATUS FSR PORTA	Timer0 mod Program Co IRP <sup>(5)</sup> Indirect data	dule's register bunter's (PC) RP1 <sup>(5)</sup>	r Least Signif RP0	icant Byte	I		ot a physical	register)	xxxx xxxx	
02h <sup>(3)</sup> F 03h <sup>(3)</sup> S 04h <sup>(3)</sup> F	PCL STATUS FSR PORTA	Program Co IRP <sup>(5)</sup> Indirect data	ounter's (PC)	Least Signif	TO	PD	7				uuuu uuuu
03h <sup>(3)</sup> S	STATUS FSR PORTA	IRP <sup>(5)</sup> Indirect data	RP1 <sup>(5)</sup>	RP0	TO	PD	7			0000 0000	+
04h <sup>(3)</sup> F	FSR PORTA	Indirect data				PD	7			0000 0000	0000 0000
	PORTA	_	a memory ad	dress pointe	er			DC	С	0001 1xxx	000q quuu
05h F		PORTB Dat	_							xxxx xxxx	uuuu uuuu
	PORTB	PORTB Dat		_	PORTA Dat	a Latch whe	n written: PO	RTA pins wh	en read	x 0000	u 0000
06h F		1	ta Latch whe	n written: PC	RTB pins wh	nen read				xxxx xxxx	uuuu uuuu
07h		Unimpleme	nted							_	_
08h <i>A</i>	ADCON0	ADCS1	ADCS0	(6)	CHS1	CHS0	GO/DONE	ADIF	ADON	00-0 0000	00-0 0000
09h <sup>(3)</sup>	ADRES	A/D Result Register								xxxx xxxx	uuuu uuuu
0Ah <sup>(2,3)</sup> F	PCLATH	_	_	_	Write Buffer	for the uppe	er 5 bits of the	e Program C	ounter	0 0000	0 0000
0Bh <sup>(3)</sup>	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
Bank 1											
80h <sup>(3)</sup>	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (no	ot a physical	register)	0000 0000	0000 0000
81h C	OPTION	RBPU	INTEDG	T0CS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h <sup>(3)</sup> F	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000
83h <sup>(3)</sup>	STATUS	IRP <sup>(5)</sup>	RP1 <sup>(5)</sup>	RP0	ТО	PD	Z	DC	С	0001 1xxx	000q quuu
84h <sup>(3)</sup> F	FSR	Indirect data	a memory ad	dress pointe	er		,			xxxx xxxx	uuuu uuuu
85h T	TRISA	_	_	_	PORTA Dat	a Direction F	Register			1 1111	1 1111
86h T	TRISB	PORTB Dat	ta Direction C	Control Regis	ster					1111 1111	1111 1111
87h <sup>(4)</sup> F	PCON	_	_	_	_	_	_	POR	BOR	qq	uu
88h <i>A</i>	ADCON1	_	_	_	_	_	_	PCFG1	PCFG0	00	00
89h <sup>(3)</sup>	ADRES	A/D Result	Register							xxxx xxxx	uuuu uuuu
8Ah <sup>(2,3)</sup> F	PCLATH	_	_	_	Write Buffer	for the uppe	er 5 bits of the	e Program C	ounter	0 0000	0 0000
8Bh <sup>(3)</sup>	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

- Note 1: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
  - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
  - 3: These registers can be addressed from either bank.
  - 4: The PCON register is not physically implemented in the PIC16C71, read as '0'.
  - 5: The IRP and RP1 bits are reserved on the PIC16C710/71/711, always maintain these bits clear.
  - 6: Bit5 of ADCON0 is a General Purpose R/W bit for the PIC16C710/711 only. For the PIC16C71, this bit is unimplemented, read as '0'.

TABLE 4-2: PIC16C715 SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR, PER	Value on all other resets (3)
Bank 0	nk O										
00h <sup>(1)</sup>	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	dule's register	r						xxxx xxxx	uuuu uuuu
02h <sup>(1)</sup>	PCL	Program Co	ounter's (PC)	Least Signif	ficant Byte					0000 0000	0000 0000
03h <sup>(1)</sup>	STATUS	IRP <sup>(4)</sup>	RP1 <sup>(4)</sup>	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h <sup>(1)</sup>	FSR	Indirect data	a memory ad	dress pointe	er					xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	_	PORTA Dat	a Latch whe	n written: PO	RTA pins wh	en read	x 0000	u 0000
06h	PORTB	PORTB Da	ta Latch whe	n written: PC	RTB pins wl	nen read				xxxx xxxx	uuuu uuuu
07h	_	Unimpleme	nted							_	_
08h	_	Unimpleme	nted							_	_
09h	_	Unimpleme	nted							_	_
0Ah <sup>(1,2)</sup>	PCLATH	_	_	_	Write Buffer	r for the uppe	er 5 bits of the	e Program C	ounter	0 0000	0 0000
0Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	_	_	_	_	-0	-0
0Dh	_	Unimpleme	nted							_	_
0Eh	_	Unimpleme	Jnimplemented							_	_
0Fh	_	Unimpleme	nted							_	_
10h	_	Unimpleme	nted							_	_
11h	_	Unimpleme	nted							_	_
12h	_	Unimpleme	nted							_	_
13h	_	Unimpleme	nted							_	_
14h	_	Unimpleme	nted							_	_
15h	_	Unimpleme	nted							_	_
16h	_	Unimpleme	nted							_	_
17h	_	Unimpleme	nted							_	_
18h	_	Unimpleme	nted							_	_
19h	_	Unimpleme	nted							_	_
1Ah	_	Unimpleme	nted							_	_
1Bh	_	Unimpleme	nted							_	_
1Ch	_	Unimpleme	nted							_	_
1Dh	_	Unimpleme	nted							_	_
1Eh	ADRES	A/D Result	Register							xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

- Note 1: These registers can be addressed from either bank.
  - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
  - 3: Other (non power-up) resets include external reset through  $\overline{\text{MCLR}}$  and Watchdog Timer Reset.
  - 4: The IRP and RP1 bits are reserved on the PIC16C715, always maintain these bits clear.

TABLE 4-2: PIC16C715 SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR, PER	Value on all other resets (3)
Bank 1											
80h <sup>(1)</sup>	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h <sup>(1)</sup>	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte	•				0000 0000	0000 0000
83h <sup>(1)</sup>	STATUS	IRP <sup>(4)</sup>	RP1 <sup>(4)</sup>	RP0	то	PD	Z	DC	С	0001 1xxx	000q quuu
84h <sup>(1)</sup>	FSR	Indirect data	a memory ac		xxxx xxxx	uuuu uuuu					
85h	TRISA	_	_		11 1111	11 1111					
86h	TRISB	PORTB Da	ta Direction F		1111 1111	1111 1111					
87h	_	Unimpleme	nted		_	_					
88h	_	Unimpleme	nted		_	_					
89h	_	Unimpleme	nted		_	_					
8Ah <sup>(1,2)</sup>	PCLATH	_	_		0 0000	0 0000					
8Bh <sup>(1)</sup>	INTCON	GIE	PEIE	0000 000x	0000 000u						
8Ch	PIE1	_	ADIE	_	_	_	_	_	_	-0	-0
8Dh	_	Unimpleme	nted		•	'	<u> </u>			_	_
8Eh	PCON	MPEEN	_	_	_	_	PER	POR	BOR	u1qq	u1uu
8Fh	_	Unimpleme	nted					!		_	_
90h	_	Unimpleme	nted							_	_
91h	_	Unimpleme	nted							_	_
92h	_	Unimpleme	nted							_	_
93h	_	Unimpleme	nted							_	_
94h	_	Unimpleme	nted							_	_
95h	_	Unimpleme	nted							_	_
96h	_	Unimpleme	nted							_	_
97h	_	Unimpleme	nted							_	_
98h	_	Unimpleme	nted							_	_
99h	_	Unimpleme	nted							_	_
9Ah	_	Unimpleme	nted							_	_
9Bh	_	Unimpleme	nted							_	_
9Ch	_	Unimpleme	nted			_	_				
9Dh	_	Unimpleme	nted							_	_
9Eh	_	Unimpleme	nted							_	_
9Fh	ADCON1	_	_	_	_	_	_	PCFG1	PCFG0	00	00

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

- 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
- 3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
- 4: The IRP and RP1 bits are reserved on the PIC16C715, always maintain these bits clear.

#### 4.2.2.1 STATUS REGISTER

### **Applicable Devices** | 710 | 71 | 711 | 715

The STATUS register, shown in Figure 4-7, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: For those devices that do not use bits IRP and RP1 (STATUS<7:6>), maintain these bits clear to ensure upward compatibility with future products.
- Note 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

#### FIGURE 4-7: STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	D. Decidable 63
IRP bit7	RP1	RP0	TO	PD	Z	DC	bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	1 = Bank	ster Bank 2, 3 (100h 0, 1 (00h -	- 1FFh)	(used for	indirect add	dressing)		
bit 6-5:	11 = Bank 10 = Bank 01 = Bank 00 = Bank	: Register < 3 (180h - < 2 (100h - < 1 (80h - F < 0 (00h - 7 k is 128 by	1FFh) 17Fh) FFh) 7Fh)	ect bits (u	sed for dire	ct address	ing)	
bit 4:					or SLEEP in	nstruction		
bit 3:	1 = After	er-down bit power-up o ecution of	or by the					
bit 2:		esult of an			operation is			
bit 1:	1 = A carr	ry-out from	the 4th lo	ow order b	W,SUBLW,S bit of the res bit of the re	sult occurre		borrow the polarity is reversed
bit 0:	1 = A carr 0 = No ca Note: For the secon	ry-out from erry-out from borrow the	the most m the mose polarity . For rota	significar st significa is reverse		result occu result occ ction is ex	rred curred ecuted by a	adding the two's complement of with either the high or low ordo

#### 4.2.2.2 OPTION REGISTER

710 71 711 715 Applicable Devices

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the External INT Interrupt, TMR0, and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer by setting bit PSA (OPTION<3>).

#### FIGURE 4-8: **OPTION REGISTER (ADDRESS 81h, 181h)**

R/	W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RE	3PU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit7								bit0

= Readable bit W = Writable bit

U = Unimplemented bit, read as '0' - n = Value at POR reset

- bit 7: RBPU: PORTB Pull-up Enable bit
  - 1 = PORTB pull-ups are disabled
  - 0 = PORTB pull-ups are enabled by individual port latch values
- INTEDG: Interrupt Edge Select bit bit 6:
  - 1 = Interrupt on rising edge of RB0/INT pin
  - 0 = Interrupt on falling edge of RB0/INT pin
- bit 5: T0CS: TMR0 Clock Source Select bit
  - 1 = Transition on RA4/T0CKI pin
  - 0 = Internal instruction cycle clock (CLKOUT)
- T0SE: TMR0 Source Edge Select bit bit 4:
  - 1 = Increment on high-to-low transition on RA4/T0CKI pin
  - 0 = Increment on low-to-high transition on RA4/T0CKI pin
- bit 3: PSA: Prescaler Assignment bit
  - 1 = Prescaler is assigned to the WDT
  - 0 = Prescaler is assigned to the Timer0 module
- bit 2-0: PS2:PS0: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000 001 010 011 100 101	1:2 1:4 1:8 1:16 1:32 1:64 1:128	1:1 1:2 1:4 1:8 1:16 1:32 1:64
111	1 : 256	1 : 128

#### 4.2.2.3 INTCON REGISTER

### **Applicable Devices** | 710 | 71 | 711 | 715

The INTCON Register is a readable and writable register which contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts.

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

Note:

### FIGURE 4-9: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-x						
GIE	ADIE	T0IE	INTE	RBIE	TOIF	INTF	RBIF
bit7							bit0

R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0'- n = Value at POR reset

bit 7: **GIE:**(1) Global Interrupt Enable bit

1 = Enables all un-masked interrupts

0 = Disables all interrupts

bit 6: ADIE: A/D Converter Interrupt Enable bit

1 = Enables A/D interrupt 0 = Disables A/D interrupt

bit 5: T0IE: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

0 = Disables the TMR0 interrupt

bit 4: INTE: RB0/INT External Interrupt Enable bit

1 = Enables the RB0/INT external interrupt

0 = Disables the RB0/INT external interrupt

bit 3: RBIE: RB Port Change Interrupt Enable bit

1 = Enables the RB port change interrupt

0 = Disables the RB port change interrupt

bit 2: T0IF: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

bit 1: INTF: RB0/INT External Interrupt Flag bit

1 = The RB0/INT external interrupt occurred (must be cleared in software)

0 = The RB0/INT external interrupt did not occur

bit 0: RBIF: RB Port Change Interrupt Flag bit

1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)

0 = None of the RB7:RB4 pins have changed state

Note 1: For the PIC16C71, if an interrupt occurs while the GIE bit is being cleared, the GIE bit may be unintentionally re-enabled by the RETFIE instruction in the user's Interrupt Service Routine. Refer to Section 8.5 for a detailed description.

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

#### 4.2.2.4 PIE1 REGISTER

**Applicable Devices** 710 71 711 715 Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

This register contains the individual enable bits for the Peripheral interrupts.

### FIGURE 4-10: PIE1 REGISTER (ADDRESS 8Ch)

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
_	ADIE	_	_	_	_	_	_
bit7							bit

bit0

W = Writable bit

= Readable bit

= Unimplemented bit, read as '0'

n = Value at POR reset

bit 7: Unimplemented: Read as '0'

bit 6: ADIE: A/D Converter Interrupt Enable bit

1 = Enables the A/D interrupt 0 = Disables the A/D interrupt bit 5-0: Unimplemented: Read as '0'

DS30272A-page 20


#### 4.2.2.5 PIR1 REGISTER

### Applicable Devices 710 71 711 715

This register contains the individual flag bits for the Peripheral interrupts.

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

### FIGURE 4-11: PIR1 REGISTER (ADDRESS 0Ch)



Note:

#### 4.2.2.6 **PCON REGISTER**

#### 710 71 711 715 Applicable Devices

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR) to an external MCLR Reset or WDT Reset. Those devices with brown-out detection circuitry contain an additional bit to differentiate a Brown-out Reset (BOR) condition from a Power-on Reset condition. For the PIC16C715 the PCON register also contains status bits MPEEN and PER. MPEEN reflects the value of the MPEEN bit in the configuration word. PER indicates a parity error reset has occurred.

BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

#### FIGURE 4-12: PCON REGISTER (ADDRESS 8Eh), PIC16C710/711

	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-q
	_	_	_	_	_	_	POR	BOR
Ī	bit7							bit0

W = Writable bit

= Unimplemented bit, read as '0'

n = Value at POR reset

= Readable bit

bit 7-2: Unimplemented: Read as '0'

**POR:** Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

Note:

**BOR:** Brown-out Reset Status bit bit 0:

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

#### FIGURE 4-13: PCON REGISTER (ADDRESS 8Eh), PIC16C715

R-U	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-q
MPEEN	_	_	_	_	PER	POR	BOR <sup>(1)</sup>
bit7							bit0

R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0' n = Value at POR reset

bit 7: MPEEN: Memory Parity Error Circuitry Status bit Reflects the value of configuration word bit, MPEEN

bit 6-3: Unimplemented: Read as '0'

**PER:** Memory Parity Error Reset Status bit

1 = No Error occurred

0 = Program Memory Fetch Parity Error occurred (must be set in software after a Parity Error Reset)

**POR:** Power-on Reset Status bit 1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)


bit 0: **BOR:** Brown-out Reset Status bit 1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

#### 4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable, but are indirectly writable through the PCLATH register. On any reset, the upper bits of the PC will be cleared. Figure 4-14 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0>  $\rightarrow$  PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

FIGURE 4-14: LOADING OF PC IN DIFFERENT SITUATIONS



#### 4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note "Implementing a Table Read" (AN556).

#### 4.3.2 STACK

The PIC16CXX family has an 8 level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- **Note 1:** There are no status bits to indicate stack overflow or stack underflow conditions.
- Note 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt address.

#### 4.4 Program Memory Paging

The PIC16C71X devices ignore both paging bits (PCLATH<4:3>, which are used to access program memory when more than one page is available. The use of PCLATH<4:3> as general purpose read/write bits for the PIC16C71X is not recommended since this may affect upward compatibility with future products.

Example 4-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the interrupt service routine (if interrupts are used).

## EXAMPLE 4-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

```
ORG 0x500
BSF
       PCLATH, 3
                 ;Select page 1 (800h-FFFh)
BCF
       PCLATH, 4
                 ;Only on >4K devices
                 ;Call subroutine in
CALL
       SUB1_P1
                 ;page 1 (800h-FFFh)
ORG 0x900
SUB1_P1:
                  ; called subroutine
                  ;page 1 (800h-FFFh)
RETURN
                  return to Call subroutine
                  ; in page 0 (000h-7FFh)
```

## 4.5 <u>Indirect Addressing, INDF and FSR</u> <u>Registers</u>

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.


Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = '0') will read 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-15. However, IRP is not used in the PIC16C71X devices.

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 4-2.

#### **EXAMPLE 4-2: INDIRECT ADDRESSING**

```
movlw 0x20
                      ;initialize pointer
        movwf FSR
                      ;to RAM
NEXT
               INDF
                      ;clear INDF register
        clrf
        incf
               FSR,F ;inc pointer
        btfss FSR,4 ;all done?
        goto
               NEXT
                      ino clear next
CONTINUE
                       ;yes continue
```

#### FIGURE 4-15: DIRECT/INDIRECT ADDRESSING



#### **5.0 I/O PORTS**

### Applicable Devices 710 71 711 715

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

#### 5.1 PORTA and TRISA Registers

PORTA is a 5-bit latch.

The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as output or input.

Setting a TRISA register bit puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

**Note:** On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

#### **EXAMPLE 5-1: INITIALIZING PORTA**

```
BCF
       STATUS, RP0
CLRF
       PORTA
                     ; Initialize PORTA by
                    ; clearing output
                    ; data latches
       STATUS, RPO
                    ; Select Bank 1
BSF
MOVLW
       0xCF
                     ; Value used to
                     ; initialize data
                     ; direction
MOVWF
      TRISA
                     ; Set RA<3:0> as inputs
                     ; RA<4> as outputs
                     ; TRISA<7:5> are always
                     ; read as '0'.
```

## FIGURE 5-1: BLOCK DIAGRAM OF RA3:RA0 PINS




FIGURE 5-2: BLOCK DIAGRAM OF RA4/ TOCKI PIN




TABLE 5-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input
RA1/AN1	bit1	TTL	Input/output or analog input
RA2/AN2	bit2	TTL	Input/output or analog input
RA3/AN3/VREF	bit3	TTL	Input/output or analog input/VREF
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0
			Output is open drain type

Legend: TTL = TTL input, ST = Schmitt Trigger input

#### TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
05h	PORTA	_	_	_	RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
85h	TRISA	_	_	_	PORTA D	Data Direct	tion Registe	r		1 1111	1 1111
9Fh	ADCON1	_	_	_	_	_	_	PCFG1	PCFG0	00	00

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

#### 5.2 PORTB and TRISB Registers


PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a bit in the TRISB register puts the corresponding output driver in a hi-impedance input mode. Clearing a bit in the TRISB register puts the contents of the output latch on the selected pin(s).

#### **EXAMPLE 5-2: INITIALIZING PORTB**

```
BCF
       STATUS, RP0
CLRF
                     ; Initialize PORTB by
       PORTR
                     ; clearing output
                     ; data latches
BSF
       STATUS, RPO
                   ; Select Bank 1
MOVLW
       0xCF
                     ; Value used to
                     ; initialize data
                     ; direction
MOVWF
      TRISB
                     ; Set RB<3:0> as inputs
                     ; RB<5:4> as outputs
                     ; RB<7:6> as inputs
```

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit  $\overline{\text{RBPU}}$  (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 5-3: BLOCK DIAGRAM OF RB3:RB0 PINS



Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a keypad and make it possible for wake-up on key-depression. Refer to the Embedded Control Handbook, "Implementing Wake-Up on Key Stroke" (AN552).

Note: For the PIC16C71

if a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then interrupt flag bit RBIF may not get set.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 5-4: BLOCK DIAGRAM OF RB7:RB4 PINS (PIC16C71)




FIGURE 5-5: BLOCK DIAGRAM OF RB7:RB4 PINS (PIC16C710/711/715)




TABLE 5-3: PORTB FUNCTIONS

Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

#### TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	PORTB	Data Direction	n Regist	er					1111 1111	1111 1111
81h, 181h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

#### 5.3 <u>I/O Programming Considerations</u>

#### 5.3.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched to an output, the content of the data latch may now be unknown.

Reading the port register, reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (ex.  $\mathtt{BCF}$ ,  $\mathtt{BSF}$ , etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-3 shows the effect of two sequential readmodify-write instructions on an I/O port.

# EXAMPLE 5-3: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

```
;Initial PORT settings: PORTB<7:4> Inputs
                        PORTB<3:0> Outputs
;PORTB<7:6> have external pull-ups and are
;not connected to other circuitry
                     PORT latch PORT pins
 BCF PORTB, 7
                   ; 01pp pppp
                                  11pp pppp
 BCF PORTB, 6
                   ; 10pp pppp
                                  11pp pppp
 BSF STATUS, RPO
  BCF TRISB, 7
                   ; 10pp pppp
                                  11pp pppp
 BCF TRISB, 6
                   ; 10pp pppp
                                  10pp pppp
```


;Note that the user may have expected the ;pin values to be 00pp ppp. The 2nd BCF ;caused RB7 to be latched as the pin value ;(high).

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

#### 5.3.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-6). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 5-6: SUCCESSIVE I/O OPERATION



Note:

This example shows a write to PORTB followed by a read from PORTB.

Note that:

data setup time = (0.25Tcy - TpD)

where TcY = instruction cycle
TPD = propagation delay

Therefore, at higher clock frequencies, a write followed by a read may be problematic.

#### 6.0 TIMERO MODULE

### Applicable Devices 710 71 711 715

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- · Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- · Interrupt on overflow from FFh to 00h
- · Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing bit TOCS (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS (OPTION<5>). In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION<4>). Clearing

bit TOSE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.2.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by control bit PSA (OPTION<3>). Clearing bit PSA will assign the prescaler to the Timer0 module. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable. Section 6.3 details the operation of the prescaler.

#### 6.1 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shut off during SLEEP. See Figure 6-4 for Timer0 interrupt timing.

FIGURE 6-1: TIMERO BLOCK DIAGRAM




FIGURE 6-2: TIMERO TIMING: INTERNAL CLOCK/NO PRESCALE






FIGURE 6-3: TIMERO TIMING: INTERNAL CLOCK/PRESCALE 1:2



### FIGURE 6-4: TIMERO INTERRUPT TIMING



#### 6.2 **Using Timer0 with an External Clock**

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

#### 6.2.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T0CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T0CKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

#### TMR0 INCREMENT DELAY 6.2.2

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.





- 2: External clock if no prescaler selected, Prescaler output otherwise.
- 3: The arrows indicate the points in time where sampling occurs.

#### 6.3 Prescaler


An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 6-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF 1, MOVWF 1, BSF 1,x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.

FIGURE 6-6: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



Note:

#### 6.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution.

Note: To avoid an unintended device RESET, the following instruction sequence (shown in Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

#### **EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)**

BCF STATUS, RPO ;Bank 0
CLRF TMRO ;Clear TMRO & Prescaler
BSF STATUS, RPO ;Bank 1
CLRWDT ;Clears WDT
MOVLW b'xxxxlxxx' ;Selects new prescale value
MOVWF OPTION\_REG ;and assigns the prescaler to the WDT
BCF STATUS, RPO ;Bank 0

To change prescaler from the WDT to the Timer0 module use the sequence shown in Example 6-2.

#### **EXAMPLE 6-2:** CHANGING PRESCALER (WDT→TIMER0)

CLRWDT ;Clear WDT and prescaler
BSF STATUS, RP0 ;Bank 1
MOVLW b'xxxx0xxx' ;Select TMR0, new prescale value and
MOVWF OPTION\_REG ;clock source
BCF STATUS, RP0 ;Bank 0

#### TABLE 6-1: REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
01h	TMR0	Timer0 module's register								xxxx xxxx	uuuu uuuu
0Bh,8Bh,	INTCON	GIE	ADIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_	_	PORTA Data Direction Register					1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

**NOTES:** 

# 7.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

Applicable Devices 710 71 711 715

The analog-to-digital (A/D) converter module has four analog inputs.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the RA3/AN3/VREF pin.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Figure 7-1 and Figure 7-2, controls the operation of the A/D module. The ADCON1 register, shown in Figure 7-3 configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/O.

# FIGURE 7-1: ADCONO REGISTER (ADDRESS 08h), PIC16C710/71/711

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADCS1	ADCS0	(1)	CHS1	CHS0	GO/DONE	ADIF	ADON	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
hit 7-6:	ADC91-/	NDCS0- A/E	Conversi	on Clack S	Calact hite			

bit 7-6: ADCS1:ADCS0: A/D Conversion Clock Select bits

00 = Fosc/2

01 = Fosc/8

10 = Fosc/32

11 = FRC (clock derived from an RC oscillation)

bit 5: Unimplemented: Read as '0'.

bit 4-3: CHS1:CHS0: Analog Channel Select bits

00 = channel 0, (RA0/AN0)

01 = channel 1, (RA1/AN1)

10 = channel 2, (RA2/AN2)

11 = channel 3, (RA3/AN3)

bit 2: GO/DONE: A/D Conversion Status bit

If ADON = 1:

1 = A/D conversion in progress (setting this bit starts the A/D conversion)

0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion is complete)

bit 1: ADIF: A/D Conversion Complete Interrupt Flag bit

1 = conversion is complete (must be cleared in software)

0 = conversion is not complete

bit 0: ADON: A/D On bit

1 = A/D converter module is operating

0 = A/D converter module is shutoff and consumes no operating current

**Note 1:** Bit5 of ADCON0 is a General Purpose R/W bit for the PIC16C710/711 only. For the PIC16C71, this bit is unimplemented, read as '0'.

# FIGURE 7-2: ADCON0 REGISTER (ADDRESS 1Fh), PIC16C715

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	
ADCS1	ADCS0	_	CHS1	CHS0	GO/DONE	_	ADON	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit,
								read as '0'
								- n = Value at POR reset

bit 7-6: ADCS1:ADCS0: A/D Conversion Clock Select bits

00 = Fosc/2 01 = Fosc/8 10 = Fosc/32

11 = FRC (clock derived from an RC oscillation)

bit 5: Unused

bit 6-3: CHS1:CHS0: Analog Channel Select bits

000 = channel 0, (RA0/AN0) 001 = channel 1, (RA1/AN1) 010 = channel 2, (RA2/AN2) 011 = channel 3, (RA3/AN3) 100 = channel 0, (RA0/AN0) 101 = channel 1, (RA1/AN1) 110 = channel 2, (RA2/AN2) 111 = channel 3, (RA3/AN3)

bit 2: GO/DONE: A/D Conversion Status bit

If ADON = 1

1 = A/D conversion in progress (setting this bit starts the A/D conversion)

0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion is complete)

bit 1: Unimplemented: Read as '0'

bit 0: ADON: A/D On bit

1 = A/D converter module is operating

0 = A/D converter module is shutoff and consumes no operating current

# FIGURE 7-3: ADCON1 REGISTER, PIC16C710/71/711 (ADDRESS 88h), PIC16C715 (ADDRESS 9Fh)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
_		_	_			PCFG1	PCFG0	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented
								bit, read as '0'
								- n =Value at POR reset
bit 7-2:	Unimplei	mented: Re	ead as '0'					

bit 1-0: **PCFG1:PCFG0**: A/D Port Configuration Control bits

PCFG1:PCFG0	RA1 & RA0	RA2	RA3	VREF
00	Α	Α	Α	VDD
01	Α	Α	VREF	RA3
10	Α	D	D	VDD
11	D	D	D	VDD

A = Analog input

D = Digital I/O


The ADRES register contains the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRES register, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagram of the A/D module is shown in Figure 7-4.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 7.1. After this acquisition time has elapsed the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
  - Configure analog pins / voltage reference / and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)

- 2. Configure A/D interrupt (if desired):
  - · Clear ADIF bit
  - · Set ADIE bit
  - · Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared OR
  - · Waiting for the A/D interrupt
- Read A/D Result register (ADRES), clear bit ADIF if required.
- For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.

FIGURE 7-4: A/D BLOCK DIAGRAM



# 7.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 7-5. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), Figure 7-5. The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is  $10~\text{k}\Omega$ . After the analog input channel is selected (changed) this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 7-1 may be used. This equation calculates the acquisition time to within 1/2 LSb error is used (512 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified accuracy.

# EQUATION 7-1: A/D MINIMUM CHARGING TIME

 $VHOLD = (VREF - (VREF/512)) \bullet (1 - e^{(-TCAP/CHOLD(RIC + RSS + RS))})$ 

Given: VHOLD = (VREF/512), for 1/2 LSb resolution

The above equation reduces to:

 $TCAP = -(51.2 pF)(1 k\Omega + Rss + Rs) ln(1/511)$ 

Example 7-1 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following system assumptions.

CHOLD = 51.2 pF

 $Rs = 10 k\Omega$ 

1/2 LSb error

 $\text{Vdd} = 5\text{V} \rightarrow \text{Rss} = 7 \text{ k}\Omega$ 

Temp (application system max.) = 50°C

VHOLD = 0 @ t = 0

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

**Note 2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.

Note 3: The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.

Note 4: After a conversion has completed, a 2.0TAD delay must complete before acquisition can begin again. During this time the holding capacitor is not connected to the selected A/D input channel.

# EXAMPLE 7-1: CALCULATING THE MINIMUM REQUIRED AQUISITION TIME

TACQ = Amplifier Settling Time +

Holding Capacitor Charging Time +

Temperature Coefficient

TACQ =  $5 \mu s + TCAP + [(Temp - 25°C)(0.05 \mu s/°C)]$ 

TCAP = -CHOLD (RIC + RSS + RS) In(1/511)

-51.2 pF (1 kΩ + 7 kΩ + 10 kΩ) ln(0.0020)

-51.2 pF (18 k $\Omega$ ) ln(0.0020)

-0.921 μs (-6.2364)


 $5.747 \mu s$ 

TACQ =  $5 \mu s + 5.747 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$ 

 $10.747 \,\mu s + 1.25 \,\mu s$ 

 $11.997 \, \mu s$ 

# FIGURE 7-5: ANALOG INPUT MODEL



# 7.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.5TAD per 8-bit conversion. The source of the A/D conversion clock is software selectable. The four possible options for TAD are:

- 2Tosc
- 8Tosc
- 32Tosc
- · Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of:

2.0 us for the PIC16C71

1.6 µs for all other PIC16C71X devices

Table 7-1 and Table 7-2 and show the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

# 7.3 Configuring Analog Port Pins

The ADCON1 and TRISA registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.

Note 2: Analog levels on any pin that is defined as a digital input (including the AN7:AN0 pins), may cause the input buffer to consume current that is out of the devices specification.

TABLE 7-1: TAD vs. DEVICE OPERATING FREQUENCIES, PIC16C71

AD Cloc	k Source (TAD)	Device Frequency								
Operation	ADCS1:ADCS0	20 MHz	16 MHz	4 MHz	1 MHz	333.33 kHz				
2Tosc	00	100 ns <sup>(2)</sup>	125 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs	6 μs				
8Tosc	01	400 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs	8.0 µs	24 μs <sup>(3)</sup>				
32Tosc	10	1.6 μs <sup>(2)</sup>	2.0 μs	8.0 µs	32.0 μs <sup>(3)</sup>	96 μs <sup>(3)</sup>				
RC <sup>(5)</sup>	11	2 - 6 μs <sup>(1,4)</sup>	2 - 6 µs <sup>(1,4)</sup>	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1)</sup>	2 - 6 μs <sup>(1)</sup>				

Legend: Shaded cells are outside of recommended range.

- Note 1: The RC source has a typical TAD time of 4  $\mu s$ .
  - 2: These values violate the minimum required TAD time.
  - 3: For faster conversion times, the selection of another clock source is recommended.
  - 4: When device frequency is greater than 1 MHz, the RC A/D conversion clock source is recommended for sleep operation only.
  - 5: For extended voltage devices (LC), please refer to Electrical Specifications section.

TABLE 7-2: TAD vs. DEVICE OPERATING FREQUENCIES, PIC16C710/711, PIC16C715

AD Clock S	Source (TAD)	Device Frequency							
Operation	ADCS1:ADCS0	20 MHz	5 MHz	1.25 MHz	333.33 kHz				
2Tosc	00	100 ns <sup>(2)</sup>	400 ns <sup>(2)</sup>	1.6 µs	6 μs				
8Tosc	01	400 ns <sup>(2)</sup>	1.6 µs	6.4 μs	24 μs <sup>(3)</sup>				
32Tosc	10	1.6 µs	6.4 μs	25.6 μs <sup>(3)</sup>	96 μs <sup>(3)</sup>				
RC <sup>(5)</sup>	11	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1,4)</sup>	2 - 6 μs <sup>(1)</sup>				

Legend: Shaded cells are outside of recommended range.

- Note 1: The RC source has a typical TAD time of 4 µs.
  - 2: These values violate the minimum required TAD time.
  - 3: For faster conversion times, the selection of another clock source is recommended.
  - 4: When device frequency is greater than 1 MHz, the RC A/D conversion clock source is recommended for sleep operation only.
  - 5: For extended voltage devices (LC), please refer to Electrical Specifications section.

## 7.4 A/D Conversions

Example 7-2 shows how to perform an A/D conversion. The RA pins are configured as analog inputs. The analog reference (VREF) is the device VDD. The A/D interrupt is enabled, and the A/D conversion clock is FRC. The conversion is performed on the RAO pin (channel 0).

**Note:** The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be updated with the partially completed A/D conversion sample. That is, the ADRES register will continue to contain the value of the last completed conversion (or the last value written to the ADRES register). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, an acquisition is automatically started on the selected channel.

# **EXAMPLE 7-2: A/D CONVERSION**

```
BSF
          STATUS, RP0
                             ; Select Bank 1
          ADCON1
                             ; Configure A/D inputs
  CLRF
  BCF
          STATUS, RPO
                             ; Select Bank 0
  MOVLW
          0xC1
                              ; RC Clock, A/D is on, Channel 0 is selected
  MOVWF
          ADCON0
          INTCON, ADIE
                              ; Enable A/D Interrupt
  BSF
          INTCON, GIE
  BSF
                              ; Enable all interrupts
Ensure that the required sampling time for the selected input channel has elapsed.
Then the conversion may be started.
  BSF
          ADCON0, GO
                              ; Start A/D Conversion
                              ; The ADIF bit will be set and the GO/DONE bit
                              ; is cleared upon completion of the A/D Conversion.
```

# 7.4.1 FASTER CONVERSION - LOWER RESOLUTION TRADE-OFF

Not all applications require a result with 8-bits of resolution, but may instead require a faster conversion time. The A/D module allows users to make the trade-off of conversion speed to resolution. Regardless of the resolution required, the acquisition time is the same. To speed up the conversion, the clock source of the A/D module may be switched so that the TAD time violates the minimum specified time (see the applicable electrical specification). Once the TAD time violates the minimum specified time, all the following A/D result bits are not valid (see A/D Conversion Timing in the Electrical Specifications section.) The clock sources may only be switched between the three oscillator versions (cannot be switched from/to RC). The equation to determine the time before the oscillator can be switched is as follows:

Conversion time =  $2TAD + N \cdot TAD + (8 - N)(2TOSC)$ Where: N = number of bits of resolution required. Since the TAD is based from the device oscillator, the user must use some method (a timer, software loop, etc.) to determine when the A/D oscillator may be changed. Example 7-3 shows a comparison of time required for a conversion with 4-bits of resolution, versus the 8-bit resolution conversion. The example is for devices operating at 20 MHz and 16 MHz (The A/D clock is programmed for 32Tosc), and assumes that immediately after 6TAD, the A/D clock is programmed for 2Tosc.

The 2Tosc violates the minimum TAD time since the last 4-bits will not be converted to correct values.

**EXAMPLE 7-3: 4-BIT vs. 8-BIT CONVERSION TIMES** 

	- (200.)(1)	Reso	lution
	Freq. (MHz) <sup>(1)</sup>	4-bit	8-bit
TAD	20	1.6 μs	1.6 μs
	16	2.0 μs	2.0 μs
Tosc	20	50 ns	50 ns
	16	62.5 ns	62.5 ns
2TAD + N • TAD + (8 - N)(2TOSC)	20	10 μs	16 μs
	16	12.5 μs	20 μs

Note 1: The PIC16C71 has a minimum TAD time of 2.0 μs.
All other PIC16C71X devices have a minimum TAD time of 1.6 μs.

# 7.5 A/D Operation During Sleep

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed the  $GO/\overline{DONE}$  bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note

For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in SLEEP, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

# 7.6 A/D Accuracy/Error

The absolute accuracy specified for the A/D converter includes the sum of all contributions for quantization error, integral error, differential error, full scale error, offset error, and monotonicity. It is defined as the maximum deviation from an actual transition versus an ideal transition for any code. The absolute error of the A/D converter is specified at <  $\pm 1$  LSb for VDD = VREF (over the device's specified operating range). However, the accuracy of the A/D converter will degrade as VDD diverges from VREF.

For a given range of analog inputs, the output digital code will be the same. This is due to the quantization of the analog input to a digital code. Quantization error is typically  $\pm$  1/2 LSb and is inherent in the analog to digital conversion process. The only way to reduce quantization error is to increase the resolution of the A/D converter.

Offset error measures the first actual transition of a code versus the first ideal transition of a code. Offset error shifts the entire transfer function. Offset error can be calibrated out of a system or introduced into a system through the interaction of the total leakage current and source impedance at the analog input.

Gain error measures the maximum deviation of the last actual transition and the last ideal transition adjusted for offset error. This error appears as a change in slope of the transfer function. The difference in gain error to full scale error is that full scale does not take offset error into account. Gain error can be calibrated out in software.

Linearity error refers to the uniformity of the code changes. Linearity errors cannot be calibrated out of the system. Integral non-linearity error measures the actual code transition versus the ideal code transition adjusted by the gain error for each code.

Differential non-linearity measures the maximum actual code width versus the ideal code width. This measure is unadjusted.

In systems where the device frequency is low, use of the A/D RC clock is preferred. At moderate to high frequencies, TAD should be derived from the device oscillator. TAD must not violate the minimum and should be  $\leq 8~\mu s$  for preferred operation. This is because TAD, when derived from ToSC, is kept away from on-chip phase clock transitions. This reduces, to a large extent, the effects of digital switching noise. This is not possible with the RC derived clock. The loss of accuracy due to digital switching noise can be significant if many I/O pins are active.

In systems where the device will enter SLEEP mode after the start of the A/D conversion, the RC clock source selection is required. In this mode, the digital noise from the modules in SLEEP are stopped. This method gives high accuracy.

# 7.7 Effects of a RESET

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted.

The value that is in the ADRES register is not modified for a Power-on Reset. The ADRES register will contain unknown data after a Power-on Reset.

# 7.8 Connection Considerations

If the input voltage exceeds the rail values (VSS or VDD) by greater than 0.2V, then the accuracy of the conversion is out of specification.

Note: Care must be taken when using the RA0 pin in A/D conversions due to its proximity to the OSC1 pin.

An external RC filter is sometimes added for anti-aliasing of the input signal. The R component should be selected to ensure that the total source impedance is kept under the 10 k $\Omega$  recommended specification. Any external components connected (via hi-impedance) to an analog input pin (capacitor, zener diode, etc.) should have very little leakage current at the pin.

# 7.9 <u>Transfer Function</u>

The ideal transfer function of the A/D converter is as follows: the first transition occurs when the analog input voltage (VAIN) is Analog VREF/256 (Figure 7-6).

# 7.10 References

A very good reference for understanding A/D converters is the "Analog-Digital Conversion Handbook" third edition, published by Prentice Hall (ISBN 0-13-03-2848-0).

FIGURE 7-6: A/D TRANSFER FUNCTION




FIGURE 7-7: FLOWCHART OF A/D OPERATION




TABLE 7-3: REGISTERS/BITS ASSOCIATED WITH A/D, PIC16C710/71/711

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh,8Bh	INTCON	GIE	ADIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
89h	ADRES	A/D Res	VD Result Register							xxxx xxxx	uuuu uuuu
08h	ADCON0	ADCS1	ADCS0	_	CHS1	CHS0	GO/DONE	ADIF	ADON	00-0 0000	00-0 0000
88h	ADCON1	_	_	_	_	_	_	PCFG1	PCFG0	00	00
05h	PORTA	_	_	_	RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
85h	TRISA	_	_	_	PORTA	Data Dire	ction Registe	1 1111	1 1111		

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.

TABLE 7-4: REGISTERS/BITS ASSOCIATED WITH A/D, PIC16C715

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	ADIF	_	_	_	_	_	_	-0	-0
8Ch	PIE1	_	ADIE	_	_	_	_	_	_	-0	-0
1Eh	ADRES	A/D Re	sult Regis	ster		-				xxxx xxxx	uuuu uuuu
1Fh	ADCON 0	ADCS 1	ADCS 0	CHS2	CHS1	CHS0	GO/ DONE	_	ADON	0000 00-0	0000 00-0
9Fh	ADCON 1	_	_		_	_	_	PCFG1	PCFG0	00	00
05h	PORTA	_	_	_	RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
85h	TRISA	_	_	_	TRISA4	TRISA 3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.

# 8.0 SPECIAL FEATURES OF THE CPU

# **Applicable Devices** | 710 | 71 | 711 | 715 |

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC16CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- · Oscillator selection
- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR) (PIC16C710/711/715)
  - Parity Error Reset (PER) (PIC16C715)
- Interrupts
- · Watchdog Timer (WDT)
- SLEEP
- Code protection
- · ID locations
- · In-circuit serial programming

The PIC16CXX has a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a

fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.


SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

# 8.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

## FIGURE 8-1: CONFIGURATION WORD FOR PIC16C71



# FIGURE 8-2: CONFIGURATION WORD, PIC16C710/711

CONFIG CP0 CP0 CP0 CP0 CP0 CP0 BODEN CP0 CP0 PWRTE WDTE FOSC1 FOSC0 Register: Address 2007h bit13 bit 13-7 CP0: Code protection bits (2) 5-4: 1 = Code protection off 0 = All memory is code protected, but 00h - 3Fh is writable BODEN: Brown-out Reset Enable bit (1) bit 6: 1 = BOR enabled 0 = BOR disabled PWRTE: Power-up Timer Enable bit (1) bit 3: 1 = PWRT disabled 0 = PWRT enabled WDTE: Watchdog Timer Enable bit bit 2: 1 = WDT enabled 0 = WDT disabled bit 1-0: FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. 2: All of the CP0 bits have to be given the same value to enable the code protection scheme listed.

# FIGURE 8-3: CONFIGURATION WORD, PIC16C715

CP1	CP0	CP1	CP0	CP1	CP0	MPEEN	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	Register:	CONFIG
bit13													bit0	Address	2007h
	it 13-8 CP1:CP0: Code Protection bits (2) 5-4: 11 = Code protection off 10 = Upper half of program memory code protected 01 = Upper 3/4th of program memory code protected 00 = All memory is code protected														
bit 7:	t 7: MPEEN: Memory Parity Error Enable  1 = Memory Parity Checking is enabled  0 = Memory Parity Checking is disabled														
bit 6:	1	BODEN: Brown-out Reset Enable bit (1)  1 = BOR enabled  0 = BOR disabled													
bit 3:	1	WRTE: = PWR = PWR	T disa	bled	mer Eı	nable bit	(1)								
bit 2:	1	DTE: V = WDT = WDT	enabl	eď	ner En	able bit									
bit 1-0	11 10 01	DSC1:I L = RC ) = HS L = XT ) = LP	oscilla oscilla oscilla	ator itor tor	illator (	Selectior	bits								
Note	Er	nsure t	he Pov	ver-up	Timer	is enabl	ed anytin	ne Brov	wn-out	Reset is	enable	d.		e value of bit in	PWRTE.

# 8.2 <u>Oscillator Configurations</u>

# 8.2.1 OSCILLATOR TYPES

The PIC16CXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

LP Low Power CrystalXT Crystal/Resonator


• HS High Speed Crystal/Resonator

RC Resistor/Capacitor

# 8.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 8-4). The PIC16CXX Oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 8-5).

FIGURE 8-4: CRYSTAL/CERAMIC
RESONATOR OPERATION
(HS, XT OR LP
OSC CONFIGURATION)



See Table 8-1 and Table 8-1 for recommended values of C1 and C2.

Note 1: A series resistor may be required for AT strip cut crystals.

2: The buffer is on the OSC2 pin.

FIGURE 8-5: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 8-1: CERAMIC RESONATORS, PIC16C71

Ranges Te	Ranges Tested:								
Mode	Freq OSC1 OSC2								
XT	455 kHz	47 - 100 pF	47 - 100 pF						
	2.0 MHz	15 - 68 pF	15 - 68 pF						
	4.0 MHz	15 - 68 pF	15 - 68 pF						
HS	8.0 MHz 15 - 68 pF 15 - 68 pF								
16.0 MHz 10 - 47 pF 10 - 47 pF									
	se values are for s at bottom of pa		nce only. See						
Resonator	s Used:								
455 kHz	Panasonic EF	O-A455K04B	± 0.3%						
2.0 MHz	Murata Erie CS	SA2.00MG	± 0.5%						
4.0 MHz Murata Erie CSA4.00MG ± 0.5%									
8.0 MHz	Murata Erie CSA8.00MT ± 0.5%								
16.0 MHz	0 MHz Murata Erie CSA16.00MX ± 0.5%								
All resonators used did not have built-in capacitors.									

TABLE 8-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR, PIC16C71

Mode	Freq	OSC1	OSC2
LP	32 kHz	33 - 68 pF	33 - 68 pF
	200 kHz	15 - 47 pF	15 - 47 pF
XT	100 kHz	47 - 100 pF	47 - 100 pF
	500 kHz	20 - 68 pF	20 - 68 pF
	1 MHz	15 - 68 pF	15 - 68 pF
	2 MHz	15 - 47 pF	15 - 47 pF
	4 MHz	15 - 33 pF	15 - 33 pF
HS	8 MHz	15 - 47 pF	15 - 47 pF
	20 MHz	15 - 47 pF	15 - 47 pF

These values are for design guidance only. See notes at bottom of page.

# PIC16C71X

TABLE 8-3: CERAMIC RESONATORS, PIC16C710/711/715

Ranges Tested:					
Mode	Freq	Freq OSC1			
XT	455 kHz 2.0 MHz 4.0 MHz	68 - 100 pF 15 - 68 pF 15 - 68 pF	68 - 100 pF 15 - 68 pF 15 - 68 pF		
HS	8.0 MHz 16.0 MHz	10 - 68 pF 10 - 22 pF	10 - 68 pF 10 - 22 pF		
These values are for design guidance only. See notes at bottom of page.					
Resonators Used:					
455 kHz	Panasonic EFO-A455K04B   ± 0.3%				
2.0 MHz	Murata Erie	Murata Erie CSA2.00MG ± 0.5%			
4.0 MHz	Murata Erie CSA4.00MG ± 0.5%				
8.0 MHz	Murata Erie CSA8.00MT ± 0.5%				
16.0 MHz	Murata Erie CSA16.00MX ± 0.5%				
All resonators used did not have built-in capacitors.					

TABLE 8-4: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR, PIC16C710/711/715

Osc Type	Crystal Cap. Range Freq C1		Cap. Range C2	
LP	32 kHz	33 pF	33 pF	
	200 kHz	15 pF	15 pF	
XT	200 kHz	47-68 pF	47-68 pF	
	1 MHz	15 pF	15 pF	
	4 MHz	15 pF	15 pF	
HS	4 MHz	4 MHz 15 pF		
	8 MHz	15-33 pF	15-33 pF	
	20 MHz	15-33 pF	15-33 pF	
These values are for design guidance only. So notes at bottom of page.				
	Crystals Used			
32 kHz	Epson C-00	Epson C-001R32.768K-A ± 20 PPN		
200 kHz	STD XTL 2	± 20 PPM		
1 MHz	ECS ECS-	± 50 PPM		
4 MHz	ECS ECS-4	± 50 PPM		
8 MHz	EPSON CA-301 8.000M-C ± 30 PPM			
20 MHz	EPSON CA-301 20.000M-C ± 30 PPM			

- Note 1: Recommended values of C1 and C2 are identical to the ranges tested table.
  - 2: Higher capacitance increases the stability of oscillator but also increases the start-up time.
  - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - 4: Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification.

# 8.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance, or one with parallel resonance.

Figure 8-6 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 8-6: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 8-7 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 k $\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 8-7: EXTERNAL SERIES
RESONANT CRYSTAL
OSCILLATOR CIRCUIT



## 8.2.4 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 8-8 shows how the R/C combination is connected to the PIC16CXX. For Rext values below 2.2 k $\Omega$ , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 M $\Omega$ ), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 k $\Omega$  and 100 k $\Omega$ .


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See characterization data for desired device for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See characterization data for desired device for variation of oscillator frequency due to VDD for given Rext/ Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-2 for waveform).

FIGURE 8-8: RC OSCILLATOR MODE



#### 8.3 Reset

#### Applicable Devices 710 71 711 715

The PIC16CXX differentiates between various kinds of reset:

- · Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- · WDT Reset (normal operation)
- Brown-out Reset (BOR) (PIC16C710/711/715)
- Parity Error Reset (PIC16C715)


Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on the  $\overline{\text{MCLR}}$  and WDT Reset, on MCLR reset during SLEEP, and Brownout Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The TO and PD bits are set or cleared differently in different reset situations as indicated in Table 8-7, Table 8-8 and Table 8-9. These bits are used in software to determine the nature of the reset. See Table 8-10 and Table 8-11 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 8-9.

The PIC16C710/711/715 have a MCLR noise filter in the MCLR reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive MCLR pin low.

SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT FIGURE 8-9:



# 8.4 Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST), and Brown-out Reset (BOR)

## 8.4.1 POWER-ON RESET (POR)

# **Applicable Devices** | 710 | 71 | 711 | 715

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the  $\overline{\text{MCLR}}$  pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met. Brown-out Reset may be used to meet the startup conditions.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting."

## 8.4.2 POWER-UP TIMER (PWRT)

# **Applicable Devices** | 710 | 71 | 711 | 715

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only, from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

# 8.4.3 OSCILLATOR START-UP TIMER (OST)

# Applicable Devices 710 71 711 715

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.


The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

## 8.4.4 BROWN-OUT RESET (BOR)

# Applicable Devices 710 71 711 715

A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below 4.0V (3.8V - 4.2V range) for greater than parameter #35, the brown-out situation will reset the chip. A reset may not occur if VDD falls below 4.0V for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will now be invoked and will keep the chip in RESET an additional 72 ms. If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute a 72 ms time delay. The Power-up Timer should always be enabled when Brown-out Reset is enabled. Figure 8-10 shows typical brown-out situations.

FIGURE 8-10: BROWN-OUT SITUATIONS



## 8.4.5 TIME-OUT SEQUENCE

# **Applicable Devices** | 710 | 71 | 711 | 715

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after the POR time delay has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 8-11, Figure 8-12, and Figure 8-13 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (Figure 8-12). This is useful for testing purposes or to synchronize more than one PIC16CXX device operating in parallel.

Table 8-10 and Table 8-11 show the reset conditions for some special function registers, while Table 8-12 and Table 8-13 show the reset conditions for all the registers.

# 8.4.6 POWER CONTROL/STATUS REGISTER (PCON)

# Applicable Devices 710 71 711 715

The Power Control/Status Register, PCON has up to two bits, depending upon the device.

Bit0 is Brown-out Reset Status bit,  $\overline{BOR}$ . Bit  $\overline{BOR}$  is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent resets to see if bit  $\overline{BOR}$  cleared, indicating a BOR occurred. The  $\overline{BOR}$  bit is a "Don't Care" bit and is not necessarily predictable if the Brown-out Reset circuitry is disabled (by clearing bit BODEN in the Configuration Word).

Bit1 is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

For the PIC16C715, bit2 is PER (Parity Error Reset). It is cleared on a Parity Error Reset and must be set by user software. It will also be set on a Power-on Reset.

For the PIC16C715, bit7 is MPEEN (Memory Parity Error Enable). This bit reflects the status of the MPEEN bit in configuration word. It is unaffected by any reset of interrupt.

## 8.4.7 PARITY ERROR RESET (PER)

# Applicable Devices 710 71 711 715

The PIC16C715 has on-chip parity bits that can be used to verify the contents of program memory. Parity bits may be useful in applications in order to increase overall reliability of a system.

There are two parity bits for each word of Program Memory. The parity bits are computed on alternating bits of the program word. One computation is performed using even parity, the other using odd parity. As a program executes, the parity is verified. The even parity bit is XOR'd with the even bits in the program memory word. The odd parity bit is negated and XOR'd with the odd bits in the program memory word. When an error is detected, a reset is generated and the PER flag bit 2 in the PCON register is cleared (logic '0'). This indication can allow software to act on a failure. However, there is no indication of the program memory location of the failure in Program Memory. This flag can only be set (logic '1') by software.

The parity array is user selectable during programming. Bit 7 of the configuration word located at address 2007h can be programmed (read as '0') to disable parity. If left unprogrammed (read as '1'), parity is enabled.

TABLE 8-5: TIME-OUT IN VARIOUS SITUATIONS, PIC16C71

Oscillator Configuration	Power-up		Wake-up from SLEEP
	PWRTE = 1 PWRTE = 0		
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	1024 Tosc
RC	72 ms	_	_

# TABLE 8-6: TIME-OUT IN VARIOUS SITUATIONS, PIC16C710/711/715

Oscillator Configuration	Power-up		Brown out	Wake-up from SLEEP
	PWRTE = 0	PWRTE = 1	Brown-out	
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc
RC	72 ms	<u> </u>	72 ms	_

TABLE 8-7: STATUS BITS AND THEIR SIGNIFICANCE, PIC16C71

TO	PD		
1	1	Power-on Reset	
0	x	Illegal, TO is set on POR	
х	0	egal, PD is set on POR	
0	1	VDT Reset	
0	0	WDT Wake-up	
u	u	MCLR Reset during normal operation	
1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP	

# TABLE 8-8: STATUS BITS AND THEIR SIGNIFICANCE, PIC16C710/711

POR	BOR	TO	PD		
0	х	1	1	Power-on Reset	
0	х	0	х	Illegal, TO is set on POR	
0	х	х	0	Illegal, PD is set on POR	
1	0	х	х	Brown-out Reset	
1	1	0	1	VDT Reset	
1	1	0	0	VDT Wake-up	
1	1	u	u	MCLR Reset during normal operation	
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP	

# TABLE 8-9: STATUS BITS AND THEIR SIGNIFICANCE, PIC16C715

PER	POR	BOR	TO	PD		
1	0	х	1	1	Power-on Reset	
х	0	х	0	х	Illegal, TO is set on POR	
х	0	х	х	0	Illegal, PD is set on POR	
1	1	0	x	х	Brown-out Reset	
1	1	1	0	1	WDT Reset	
1	1	1	0	0	WDT Wake-up	
1	1	1	u	u	MCLR Reset during normal operation	
1	1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP	
0	1	1	1	1	Parity Error Reset	
0	0	х	x	х	Illegal, PER is set on POR	
0	х	0	х	х	Illegal, PER is set on BOR	

TABLE 8-10: RESET CONDITION FOR SPECIAL REGISTERS, PIC16C710/71/711

Condition	Program Counter	STATUS Register	PCON Register PIC16C710/711
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 1uuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset (PIC16C710/711)	000h	0001 1uuu	u0
Interrupt wake-up from SLEEP	PC + 1 <sup>(1)</sup>	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 8-11: RESET CONDITION FOR SPECIAL REGISTERS, PIC16C715

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	u10x
MCLR Reset during normal operation	000h	000u uuuu	uuuu
MCLR Reset during SLEEP	000h	0001 0uuu	uuuu
WDT Reset	000h	0000 1uuu	uuuu
WDT Wake-up	PC + 1	uuu0 0uuu	uuuu
Brown-out Reset	000h	0001 1uuu	uuu0
Parity Error Reset	000h	uuu1 0uuu	u0uu
Interrupt wake-up from SLEEP	PC + 1 <sup>(1)</sup>	uuu1 0uuu	uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 8-12: INITIALIZATION CONDITIONS FOR ALL REGISTERS, PIC16C710/71/711

Register	Power-on Reset, Brown-out Reset <sup>(5)</sup>	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
W	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	N/A	N/A	N/A
TMR0	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	0000h	0000h	PC + 1(2)
STATUS	0001 1xxx	000q quuu <b>(3)</b>	uuuq quuu <sup>(3)</sup>
FSR	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	x 0000	u 0000	u uuuu
PORTB	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCLATH	0 0000	0 0000	u uuuu
INTCON	0000 000x	0000 000u	uuuu uuuu(1)
ADRES	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	00-0 0000	00-0 0000	uu-u uuuu
OPTION	1111 1111	1111 1111	uuuu uuuu
TRISA	1 1111	1 1111	u uuuu
TRISB	1111 1111	1111 1111	uuuu uuuu
PCON <sup>(4)</sup>	0u	uu	uu
ADCON1	00	00	uu

Legend: u = unchanged, x = unknown, -= unimplemented bit, read as '0', <math>q = value depends on condition Note 1: One or more bits in INTCON will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
- 3: See Table 8-10 for reset value for specific condition.
- 4: The PCON register is not implemented on the PIC16C71.
- 5: Brown-out reset is not implemented on the PIC16C71.

# PIC16C71X

TABLE 8-13: INITIALIZATION CONDITIONS FOR ALL REGISTERS, PIC16C715

Register	Power-on Reset, Brown-out Reset Parity Error Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
W	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	N/A	N/A	N/A
TMR0	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	PC + 1 <sup>(2)</sup>
STATUS	0001 1xxx	000q quuu(3)	uuuq quuu(3)
FSR	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	x 0000	u 0000	u uuuu
PORTB	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCLATH	0 0000	0 0000	u uuuu
INTCON	0000 000x	0000 000u	uuuu uuuu(1)
PIR1	-0	-0	-u (1)
ADCON0	0000 00-0	0000 00-0	uuuu uu-u
OPTION	1111 1111	1111 1111	uuuu uuuu
TRISA	1 1111	1 1111	u uuuu
TRISB	1111 1111	1111 1111	uuuu uuuu
PIE1	-0	-0	-u
PCON	qqq	1uu	1uu
ADCON1	00	00	uu

Legend: u = unchanged, x = unknown, -= unimplemented bit, read as '0', <math>q = value depends on condition Note 1: One or more bits in INTCON and PIR1 will be affected (to cause wake-up).

<sup>2:</sup> When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

<sup>3:</sup> See Table 8-11 for reset value for specific condition.

FIGURE 8-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




FIGURE 8-12: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




FIGURE 8-13: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)






FIGURE 8-14: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)




- Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - 2:  $R < 40 \text{ k}\Omega$  is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
  - 3:  $R1 = 100\Omega$  to 1 k $\Omega$  will limit any current flowing into  $\overline{MCLR}$  from external capacitor C in the event of  $\overline{MCLR}/VPP$  pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

# FIGURE 8-15: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate reset when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
  - 2: Internal brown-out detection on the PIC16C710/711/715 should be disabled when using this circuit.
  - Resistors should be adjusted for the characteristics of the transistor.

# FIGURE 8-16: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

- 2: Internal brown-out detection on the PIC16C710/711/715 should be disabled when using this circuit.
- 3: Resistors should be adjusted for the characteristics of the transistor.

# 8.5 Interrupts

# **Applicable Devices** | 710 | 71 | 711 | 715

The PIC16C71X family has 4 sources of interrupt.

Interrupt Sources			
External interrupt RB0/INT			
TMR0 overflow interrupt			
PORTB change interrupts (pins RB7:RB4)			
A/D Interrupt			

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 8-19). The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

## Note: For the PIC16C71

If an interrupt occurs while the Global Interrupt Enable (GIE) bit is being cleared, the GIE bit may unintentionally be re-enabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:

- An instruction clears the GIE bit while an interrupt is acknowledged.
- The program branches to the Interrupt vector and executes the Interrupt Service Routine.
- The Interrupt Service Routine completes with the execution of the RET-FIE instruction. This causes the GIE bit to be set (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.

Perform the following to ensure that interrupts are globally disabled:

```
LOOP BCF INTCON, GIE; Disable global; interrupt bit

BTFSC INTCON, GIE; Global interrupt; disabled?

GOTO LOOP; NO, try again; Yes, continue; with program; flow
```

FIGURE 8-17: INTERRUPT LOGIC, PIC16C710, 71, 711





FIGURE 8-18: INTERRUPT LOGIC, PIC16C715



#### 8.5.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if bit INTEDG (OPTION<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 8.8 for details on SLEEP mode.

#### 8.5.2 TMR0 INTERRUPT

An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 6.0)


#### 8.5.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 5.2)

For the PIC16C71 Note:

if a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RBIF interrupt flag may not get set.

## FIGURE 8-19: INT PIN INTERRUPT TIMING



Note 1: INTF flag is sampled here (every Q1).

2: Interrupt latency = 3-4 Tcy where Tcy = instruction cycle time.
Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.

3: CLKOUT is available only in RC oscillator mode. 4: For minimum width of INT pulse, refer to AC specs.

5: INTF is enabled to be set anytime during the Q4-Q1 cycles.

# 8.6 <u>Context Saving During Interrupts</u>

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt i.e., W register and STATUS register. This will have to be implemented in software.

Example 8-1 stores and restores the STATUS and W registers. The user register, STATUS\_TEMP, must be defined in bank 0.

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Executes the ISR code.
- Restores the STATUS register (and bank select bit).
- e) Restores the W register.

## **EXAMPLE 8-1: SAVING STATUS AND W REGISTERS IN RAM**

```
MOVWF
         W_TEMP
                          ;Copy W to TEMP register, could be bank one or zero
SWAPF
         STATUS, W
                          ;Swap status to be saved into W
MOVWF
         STATUS_TEMP
                          ; Save status to bank zero STATUS_TEMP register
:(ISR)
SWAPF
         STATUS_TEMP,W
                          ;Swap STATUS_TEMP register into W
                          ; (sets bank to original state)
MOVWF
         STATUS
                          ; Move W into STATUS register
SWAPF
         W_TEMP,F
                          ;Swap W_TEMP
         W_TEMP,W
                          ;Swap W_TEMP into W
SWAPF
```

#### 8.7 Watchdog Timer (WDT)

#### Applicable Devices 710 71 711 715

The Watchdog Timer is as a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The WDT can be permanently disabled by clearing configuration bit WDTE (Section 8.1).

#### WDT PERIOD 8.7.1

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condi-

The TO bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

#### 8.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken into account that under worst case conditions (VDD = Min., Temperature = Max., and max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

Note: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

FIGURE 8-20: WATCHDOG TIMER BLOCK DIAGRAM




FIGURE 8-21: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	BODEN <sup>(1)</sup>	CP1	CP0	PWRTE <sup>(1)</sup>	WDTE	FOSC1	FOSC0
81h,181h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Figure 8-1, Figure 8-2 and Figure 8-3 for operation of these bits.

## 8.8 <u>Power-down Mode (SLEEP)</u>

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the  $\overline{PD}$  bit (STATUS<3>) is cleared, the  $\overline{TO}$  (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD, or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D, disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

## 8.8.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- External reset input on MCLR pin.
- Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change, or some Peripheral Interrupts.

External  $\overline{MCLR}$  Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The  $\overline{TO}$  and  $\overline{PD}$  bits in the STATUS register can be used to determine the cause of device reset. The  $\overline{PD}$  bit, which is set on power-up, is cleared when SLEEP is invoked. The  $\overline{TO}$  bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. A/D conversion (when A/D clock source is RC).

Other peripherals cannot generate interrupts since during SLEEP, no on-chip Q clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

### 8.8.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overline{PD}$  bit. If the  $\overline{PD}$  bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.




FIGURE 8-22: WAKE-UP FROM SLEEP THROUGH INTERRUPT

Note 1: XT, HS or LP oscillator mode assumed.

- 2: Tost = 1024Tosc (drawing not to scale) This delay will not be there for RC osc mode.
- 3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
- 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

# 8.9 <u>Program Verification/Code Protection</u>

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

**Note:** Microchip does not recommend code protecting windowed devices.

# 8.10 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID location are used.


# 8.11 In-Circuit Serial Programming

PIC16CXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the RB6 and RB7 pins low while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device into programming/verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X Programming Specifications (Literature #DS30228).

FIGURE 8-23: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



# **PIC16C71X**

**NOTES:** 

# 9.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 9-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 9-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 9-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
( )	Contents
$\rightarrow$	Assigned to
<>	Register bit field
€	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu s$ . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu s$ .

Table 9-2 lists the instructions recognized by the MPASM assembler.

Figure 9-1 shows the general formats that the instructions can have.


**Note:** To maintain upward compatibility with future PIC16CXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 9-1: GENERAL FORMAT FOR INSTRUCTIONS



# PIC16C71X

TABLE 9-2: PIC16CXX INSTRUCTION SET

Mnemonic,		Description	Cycles		14-Bit	Opcode	9	Status	Notes
Operands				MSb	)		LSb	Affected	
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS							
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL A	ND CO	NTROL OPERATIONS		•					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
	<i>n</i>	1/O and all the discussion of the off / a discussion of the off / a discussion	1		a\ 11			- 1111	l

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

<sup>2:</sup> If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

<sup>3:</sup> If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

# 9.1 <u>Instruction Descriptions</u>

ADDLW	Add Literal and W	ANDLW	AND Literal with W			
Syntax:	[ <i>label</i> ] ADDLW k	Syntax:	[label] ANDLW k			
Operands:	$0 \le k \le 255$	Operands:	$0 \leq k \leq 255$			
Operation:	$(W) + k \to (W)$	Operation:	(W) .AND. (k) $\rightarrow$ (W)			
Status Affected:	C, DC, Z	Status Affected:	Z			
Encoding:	11 111x kkkk kkkk	Encoding:	11 1001 kkkk kkkk			
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.	Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.			
Words:	1	Words:	1			
Cycles:	1	Cycles:	1			
Q Cycle Activity:	Q1 Q2 Q3 Q4	Q Cycle Activity:	Q1 Q2 Q3 Q4			
	Decode Read Process Write to data W		Decode Read Iteral "k" Process data Write to			
Example:	ADDLW 0x15	Example	ANDLW 0x5F			
	Before Instruction $W = 0x10$		Before Instruction $W = 0xA3$			
	After Instruction $W = 0x25$		After Instruction W = 0x03			

ADDWF	Add W and f	ANDWF	AND W with f			
Syntax:	[label] ADDWF f,d	Syntax:	[label] ANDWF f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$			
Operation:	$(W) + (f) \to (dest)$	Operation:	(W) .AND. (f) $\rightarrow$ (dest)			
Status Affected:	C, DC, Z	Status Affected:	Z			
Encoding:	00 0111 dfff ffff	Encoding:	00 0101 dfff ffff			
Description:	Add the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.	Description:	AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.			
Words:	1	Words:	1			
Cycles:	1	Cycles:	1			
Q Cycle Activity:	Q1 Q2 Q3 Q4	Q Cycle Activity:	Q1 Q2 Q3 Q4			
	Decode Read Process Write to register data Dest		Decode Read Process Write to register data Dest			
Example	ADDWF FSR, 0	Example	ANDWF FSR, 1			
	Before Instruction  W = 0x17  FSR = 0xC2  After Instruction  W = 0xD9  FSR = 0xC2		Before Instruction $W = 0x17$ $FSR = 0xC2$ After Instruction $W = 0x17$ $FSR = 0x02$			

# PIC16C71X

**BCF** Bit Clear f Syntax: [label] BCF f,b Operands:  $0 \le f \le 127$  $0 \le b \le 7$ Operation:  $0 \rightarrow (f < b >)$ Status Affected: None 00bb bfff Encoding: ffff Description: Bit 'b' in register 'f' is cleared. Words: Cycles: Q Cycle Activity: Q1 Q2 Q3 Q4 Process Write Decode Read register 'f' data register 'f' Example BCF FLAG\_REG, 7

Before Instruction

After Instruction

 $FLAG_REG = 0xC7$ 

 $FLAG_REG = 0x47$ 

BSF	Bit Set f					
Syntax:	[label] BSF f,b					
Operands: $0 \le f \le 12$ $0 \le b \le 7$		27				
Operation:	$1 \rightarrow (f < b >)$					
Status Affected:	None					
Encoding:	01	01bb	bfff	ffff		

Description: Bit 'b' in register 'f' is set.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1
Q2
Q3
Q4

Decode Read register regi

Example BSF FLAG\_REG, 7

Before Instruction

 $FLAG_REG = 0x0A$ 

After Instruction

 $FLAG_REG = 0x8A$ 

BTFSC	Bit Test, Skip if Clear							
Syntax:	[label] BTFSC f,b							
Operands:	$0 \le f \le 127$ $0 \le b \le 7$							
Operation:	skip if (f<	b > ) = 0						
Status Affected:	None							
Encoding:	01	10bb	bfff	ffff				
Description:	If bit 'b' in register 'f' is '1' then the next instruction is executed.  If bit 'b', in register 'f', is '0' then the next instruction is discarded, and a NOP is executed instead, making this a 2Tcy instruction.							
Words:	1							
Cycles:	1(2)							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process data	NOP				
If Skip:	(2nd Cyc	:le)						
	Q1	Q2	Q3	Q4				
	NOP	NOP	NOP	NOP				
Example	HERE FALSE TRUE	BTFSC GOTO •	FLAG,1 PROCESS_	_CODE				

Before Instruction

PC = address HERE

After Instruction

if FLAG<1> = 0,

PC = address TRUE

if FLAG<1>=1,

PC = address FALSE

BTFSS	Bit Test	f, Skip if S	Set		_	CALL	Call Sub	routine		
Syntax:	[ <i>label</i> ] B	ΓFSS f,b				Syntax:	[ label ]	CALL I	<	
Operands:	$0 \le f \le 12$	27				Operands:	$0 \leq k \leq 2047$			
	$0 \le b < 7$					Operation:	(PC)+ 1-	→ TOS,		
Operation:	skip if (f<	(b>) = 1				·	$k \rightarrow PC$	,		
Status Affected:	None						(PCLATE	1<4:3>) -	→ PC<12	:11>
Encoding:	01	11bb	bfff	ffff		Status Affected:	None			
Description:		If bit 'b' in register 'f' is '0' then the next				Encoding:	10	0kkk	kkkk	kkkk
	instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2Tcy instruction.				Description:	(PC+1) is eleven bit into PC bi	pushed or immediate ts <10:0>.	st, return action to the stace address is The upper	ck. The s loaded bits of	
Words:	1								rom PCLAT instruction	
Cycles:	1(2)					Words:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4	_	Cycles:	2			
	Decode	Read register 'f'	Process data	NOP		Q Cycle Activity:	Q1	Q2	Q3	Q4
If Skip:	(2nd Cyc	cle)				1st Cycle	Decode	Read literal 'k',	Process data	Write to PC
•	Q1	Q2	Q3	Q4	7			Push PC to Stack	data	
	NOP	NOP	NOP	NOP		2nd Cycle	NOP	NOP	NOP	NOP
Example	HERE FALSE	GOTO	FLAG,1 PROCESS	_CODE		Example	HERE	CALL	THERE	
	TRUE	•					Before Ir		1 Address he	ים קי
		•					After Ins	_	tadicoo iii	IKE
	Before In	struction						-	Address TH	
			address I	HERE				10S = F	Address HE	RE+1
	After Inst	truction if FLAG<1>	s = 0							
			address F	ALSE						
		if FLAG<1>	,							
		PC =	address T	KUE						

CLRF	Clear f					
Syntax:	[label] C	LRF f				
Operands:	$0 \le f \le 127$					
Operation:	$00h \rightarrow (f)$ $1 \rightarrow Z$					
Status Affected:	Z					
Encoding:	00	0001	1fff	ffff		
Description:	The contents of register 'f' are cleared and the Z bit is set.					
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process data	Write register 'f'		
Example	CLRF	FLAG	G_REG			
		FLAG_RE		0x5A		
	After Inst	ruction				

 $FLAG_REG = 0x00$ 

CLRW	Clear W			
Syntax:	[ label ]	CLRW		
Operands:	None			
Operation:	$\begin{array}{c} 00h \rightarrow (V \\ 1 \rightarrow Z \end{array}$	V)		
Status Affected:	Z			
Encoding:	00	0001	0xxx	xxxx
Description:	W register set.	is cleare	d. Zero bit	(Z) is
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	NOP	Process data	Write to W
Example	CLRW			
	Before In	struction	1	
	After Inst	W =	0x5A	
		W = Z =	0x00 1	

CLRWDT	Clear Wa	tchdog	Timer			
Syntax:	[ label ]	CLRWD	Т			
Operands:	None					
Operation:	00h → WDT 0 → WDT prescaler, 1 → $\overline{TO}$ 1 → $\overline{PD}$					
Status Affected:	$\overline{TO}$ , $\overline{PD}$					
Encoding:	00	0000	0110	0100		
Description:	CLRWDT in dog Timer of the WD are set.	. It also re	sets the pi	rescaler		
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	NOP	Process data	Clear WDT Counter		
Example	CLRWDT					
	Before Instruction  WDT counter = ?  After Instruction					
		WDT cou		0x00		
		WDT pres	scaler= =	0		
		PD	=	1		

COMF	Complement f				DECFSZ	Decrement f, Skip if 0			
Syntax:	[ label ]	COMF	f,d		Syntax:	[ label ]	DECFS	Z f,d	
Operands:	$0 \le f \le 12$ $d \in [0,1]$	7			Operands:	$0 \le f \le 12$ $d \in [0,1]$	27		
Operation:	$(\bar{f}) \to (de$	st)			Operation:	(f) - 1 $\rightarrow$	(dest);	skip if re	sult = 0
Status Affected:	Z				Status Affected:	None			
Encoding:	00	1001	dfff	ffff	Encoding:	00	1011	dfff	ffff
Description:	The contents of register 'f' are complemented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'.			stored in	Description:	The contents of register 'f' are decremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.			
Words: Cycles:	1 1						f the result estead ma	next instruct t is 0, then a king it a 2T	a NOP is
Q Cycle Activity:	Q1	Q2	Q3	Q4	Words:	1			
	Decode	Read	Process	Write to	Cycles:	1(2)			
		register 'f'	data	dest	Q Cycle Activity:	Q1	Q2	Q3	Q4
Example	COMF	REC	31,0		Q Oyole Activity.	Decode	Read register	Process data	Write to dest
	Before In								
	After Inst	REG1	= 0x13	3	If Skip:	(2nd Cyc		0.0	0.4
		REG1	= 0x13	3		Q1	Q2	Q3	Q4
	,	W	= 0xE0	С		NOP	NOP	NOP	NOP
DECF	Decreme	ent f			Example	HERE	DECF		Γ, 1
<b>^</b> ·									
Syntax:	[label] D	ECF f,d				CONTIN	GOTO UE •	LOC	)Ρ
Syntax: Operands:	[label] D $0 \le f \le 12$ $d \in [0,1]$					CONTIN	UE • •		)P
-	0 ≤ f ≤ 12	7				Before In	UE • • • struction	1	
Operands:	$0 \le f \le 12$ $d \in [0,1]$	7					struction = add	ı dress here	
Operation:	$0 \le f \le 12$ $d \in [0,1]$ $(f) - 1 \rightarrow 0$	7	dfff	ffff		Before In PC After Inst CNT	struction = add ruction = CN	1	
Operands: Operation: Status Affected:	$0 \le f \le 12$ $d \in [0,1]$ $(f) - 1 \rightarrow 0$ $Z$	(dest)	dfff 'f'.lf 'd' is (	L		Before In PC After Inst	struction = add ruction = CN = 0, = add ≠ 0,	ı dress here	rinue
Operation: Status Affected: Encoding:	$0 \le f \le 12$ $d \in [0,1]$ $(f) - 1 \rightarrow 0$ Z Decrement result is stign 1 the res	(dest)	dfff 'f'.lf 'd' is (	L		Before In PC After Inst CNT if CNT PC if CNT	struction = add ruction = CN = 0, = add ≠ 0,	n dress here T - 1 dress CONT	rinue
Operands: Operation: Status Affected: Encoding: Description: Words:	$0 \le f \le 12$ $d \in [0,1]$ $(f) - 1 \rightarrow f$ Z 00 Decrement result is stips 1 the result is 1.	(dest)	dfff 'f'.lf 'd' is (	L		Before In PC After Inst CNT if CNT PC if CNT	struction = add ruction = CN = 0, = add ≠ 0,	n dress here T - 1 dress CONT	rinue
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	$0 \le f \le 12$ $d \in [0,1]$ $(f) - 1 \rightarrow f$ Z 00 Decrement result is stips 1 the result is 1.	(dest)  0011  t register ored in the sult is stored.	dfff 'f'.lf 'd' is (	L		Before In PC After Inst CNT if CNT PC if CNT	struction = add ruction = CN = 0, = add ≠ 0,	n dress here T - 1 dress CONT	rinue
Operands: Operation: Status Affected: Encoding: Description: Words:	$0 \le f \le 12$ $d \in [0,1]$ $(f) - 1 \rightarrow f$ Z 00 Decrement result is string 1 the result is 1	(dest)	dfff 'f'. If 'd' is ( e W regist ed back in	0 the er. If 'd' register		Before In PC After Inst CNT if CNT PC if CNT	struction = add ruction = CN = 0, = add ≠ 0,	n dress here T - 1 dress CONT	rinue
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity:	$0 \le f \le 12$ $d \in [0,1]$ $(f) - 1 \rightarrow 0$ $Z$ $00$ Decremen result is sti is 1 the resiff. $1$ $Q1$	(dest)  0011 t register ored in the sult is store  Q2  Read register 'f'	dfff 'f'. If 'd' is 0 e W regist ed back in  Q3  Process data	O the er. If 'd' register  Q4  Write to		Before In PC After Inst CNT if CNT PC if CNT	struction = add ruction = CN = 0, = add ≠ 0,	n dress here T - 1 dress CONT	rinue
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	$0 \le f \le 12$ $d \in [0,1]$ $(f) - 1 \rightarrow f$ $Z$ $00$ Decrement result is strict is 1 the restrict 1. $1$ $Q1$ Decode	(dest)  0011 t register ored in the sult is stored.  Q2 Read register 'f'  CNT,	dfff 'f'. If 'd' is (e W registed back in)  Q3  Process data	O the er. If 'd' register  Q4  Write to		Before In PC After Inst CNT if CNT PC if CNT	struction = add ruction = CN = 0, = add ≠ 0,	n dress here T - 1 dress CONT	rinue
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity:	$0 \le f \le 12$ $d \in [0,1]$ $(f) - 1 \rightarrow f$ $Z$ $00$ Decremen result is string 1 the result is 1	(dest)  0011 t register ored in the sult is store  Q2 Read register 'f'  CNT, struction CNT	dfff 'f'. If 'd' is (e W registed back in)  Q3  Process data	Q4 Write to dest		Before In PC After Inst CNT if CNT PC if CNT	struction = add ruction = CN = 0, = add ≠ 0,	n dress here T - 1 dress CONT	rinue
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity:	$0 \le f \le 12$ $d \in [0,1]$ $(f) - 1 \rightarrow f$ $Z$ $00$ Decremen result is string 1 the result is 1	(dest)  0011 t register ored in the sult is store  Q2 Read register 'f'  CNT, struction CNT	dfff 'f'. If 'd' is (e W registed back in)  Q3  Process data	Q4 Write to dest		Before In PC After Inst CNT if CNT PC if CNT	struction = add ruction = CN = 0, = add ≠ 0,	n dress here T - 1 dress CONT	rinue

GOTO	Uncondi	tional B	ranch			INCF	Increme	nt f		
Syntax:	[ label ]	GOTO	k		•	Syntax:	[ label ]	INCF 1	f,d	
Operands:	$0 \le k \le 20$	047				Operands:	$0 \le f \le 12$			
Operation:	$k \rightarrow PC <$					•	d ∈ [0,1]			
	PCLATH-	<4:3> →	PC<12:1	1>		Operation:	$(f) + 1 \rightarrow$	(dest)		
Status Affected:	None					Status Affected:	Z			
Encoding:	10	1kkk	kkkk	kkkk	]	Encoding:	0.0	1010	dfff	ffff
Description:	GOTO is an eleven bit into PC bit PC are load GOTO is a	immediate ts <10:0>. aded from	e value is The uppe PCLATH<	loaded r bits of <4:3>.	-	Description:	mented. If	d' is 0 the	ister 'f' are e result is d' is 1 the ster 'f'.	placed
Words:	1					Words:	1			
Cycles:	2					Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4		Q Cycle Activity:	Q1	Q2	Q3	Q4
1st Cycle	Decode	Read literal 'k'	Process data	Write to PC			Decode	Read register 'f'	Process data	Write to dest
2nd Cycle	NOP	NOP	NOP	NOP						
			•		•	Example	INCF	CNT,	1	
Example	GOTO T	HERE					Before In	struction	1	
	After Inst	ruction						CNT	= 0xFf	F
		PC =	Address	THERE				Z	= 0	
							After Ins			
								CNT	= 0x00	)

INCFSZ	Increme	nt f, Skip	o if O		IORLW	Inclusive	OR Lite	eral with	w
Syntax:	[ label ]	INCFSZ	Z f,d		Syntax:	[ label ]	IORLW	k	
Operands:	$0 \le f \le 12$	27			Operands:	$0 \le k \le 255$			
	$d \in [0,1]$				Operation:	(W) .OR. $k \rightarrow$ (W)			
Operation:	$(f) + 1 \rightarrow$	(dest), s	kip if resu	ult = 0	Status Affected:	Z			
Status Affected:	None				Encoding:	11	1000	kkkk	kkkk
Encoding:	00	1111	dfff	ffff	Description:	The conte	nts of the	W register	r is
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.		·	OR'ed wit result is pl	Ū				
	placed ba	ck in regis			Words:	1			
	executed.	If the resu	ult is 0, a N	IOP is	Cycles:	1			
	instruction		aking it a 2	2101	Q Cycle Activity:	Q1	Q2	Q3	Q4
Words:	1					Decode	Read literal 'k'	Process data	Write to
Cycles:	1(2)								
Q Cycle Activity:	Q1	Q2	Q3	Q4	Example	IORLW	0x35		
	Decode	Read register	Process data	Write to dest		Before In	struction	1	
		'f'				After Inst	W =	0x9A	
If Skip:	(2nd Cyc	cle)					W =	0xBF	
	Q1	Q2	Q3	Q4			Z =	1	
	NOP	NOP	NOP	NOP					
Example	HERE CONTIN  Before In PC After Inst CNT if CNT PC if CNT PC	• estruction = add cruction = CN = 0, = add	LC	TINUE					

IORWF	Inclusive	OR W	with f	
Syntax:	[ label ]	IORWF	f,d	
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27		
Operation:	(W) .OR.	(f) $\rightarrow$ (de	est)	
Status Affected:	$\overline{Z}$			
Encoding:	00	0100	dfff	ffff
Description:	Inclusive ( ter 'f'. If 'd' the W regi placed bac	is 0 the re ster. If 'd'	esult is pla	ced in
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to dest
Example	IORWF		RESULT,	0
		struction RESULT W		
	After Inst	ruction	- 10	
		RESULT W	= 0x13 = 0x93	

Move Lit	eral to V	V			
[ label ]	MOVLW	/ k			
$0 \le k \le 255$					
$k \to (W)$					
None					
11	00xx	kkkk	kkkk		
The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.					
1					
1					
Q1	Q2	Q3	Q4		
Decode	Read literal 'k'	Process data	Write to W		
,		0x5A			
			k → (W)  None  11 00xx kkkk  The eight bit literal 'k' is loaded register. The don't cares will as as 0's.  1 1 Q1 Q2 Q3  Decode Read Process data  MOVLW 0x5A  After Instruction		

MOVF	Move f					
Syntax:	[ label ]	MOVF	f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	$(f) \rightarrow (des$	st)				
Status Affected:	Z					
Encoding:	0.0	1000	dfff	ffff		
Description:	The contents of register f is moved to a destination dependant upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register since status flag Z is affected.					
Words:	1					
Cycles:	1					
Q Cycle Activity:	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process data	Write to dest		
Example	MOVF	FSR,	0			
	After Instruction  W = value in FSR register					

Z = 1

MOVWF	Move W	to f		
Syntax:	[ label ]	MOVWI	F f	
Operands:	$0 \le f \le 12$	27		
Operation:	$(W) \rightarrow (f)$	)		
Status Affected:	None			
Encoding:	00	0000	1fff	ffff
Description:	Move data	from W r	egister to	register
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write register 'f'
Example	MOVWF	OPTIC	ON_REG	
	After Inst	OPTION W	= 0xFi = 0x4F	=

NOP No Operation Syntax: [label] NOP Operands: None Operation: No operation Status Affected: None Encoding: 0000 0000 00 0xx0Description: No operation. Words: 1 1 Cycles: Q Cycle Activity: Q1 Q2 Q3 Q4 NOP NOP NOP Decode Example NOP

OPTION	Load Op	tion Rec	nister			
Syntax: Operands:	[ label ] None					
Operation: Status Affected:	$ (W) \rightarrow OPTION  $ None					
Encoding:	0.0	0000	0110	0010		
Description:  Words:	The contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products.  Since OPTION is a readable/writable register, the user can directly address it.					
Cycles: Example	1					
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.					

RETFIE	Return from Interrupt							
Syntax:	[ label ] RETFIE							
Operands:	None							
Operation:	$TOS \to F$	PC,						
	$1 \rightarrow GIE$							
Status Affected:	None							
Encoding:	00	0000	0000	1001				
Description:	Return from and Top of the PC. Int ting Globa (INTCON <instruction)< td=""><td>Stack (To errupts a I Interrupt (7&gt;). This</td><td>OS) is load re enabled EEnable bi</td><td>ded in l by set- t, GIE</td></instruction)<>	Stack (To errupts a I Interrupt (7>). This	OS) is load re enabled EEnable bi	ded in l by set- t, GIE				
Words:	1							
Cycles:	2							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
1st Cycle	Decode	NOP	Set the GIE bit	Pop from the Stack				
2nd Cycle	NOP	NOP	NOP	NOP				

Example RETFIE

After Interrupt

PC = TOS GIE = 1

RETLW	Return with Literal in W		RETURN	Return f	rom Sub	routine			
Syntax:	[ label ]	RETLW	k		Syntax:	[ label ]	RETUR	N.	
Operands:	$0 \le k \le 2$	55			Operands:	None			
Operation:	$k \rightarrow (W);$				Operation:	$TOS \to PC$			
	$TOS \to F$	PC			Status Affected:	None			
Status Affected:	None				Encoding:	00	0000	0000	1000
Encoding:	11	01xx	kkkk	kkkk	Description:	Return fro	m subrou	tine. The s	⊥ stack is
Description:	The W reg bit literal 'I loaded fro return add	k'. The pro m the top dress). Thi	gram cou of the sta	nter is ck (the	Words:	POPed and is loaded in This is a to 1	nto the p	rogram co	unter.
	instruction	۱.			Cycles:	2			
Words:	1				Q Cycle Activity:	_ Q1	Q2	Q3	Q4
Cycles: Q Cycle Activity:	2 Q1	Q2	Q3	Q4	1st Cycle	Decode	NOP	NOP	Pop from the Stack
1st Cycle	Decode	Read literal 'k'	NOP	Write to W, Pop from the	2nd Cycle	NOP	NOP	NOP	NOP
				Stack	Example	RETURN			
2nd Cycle	NOP	NOP	NOP	NOP		After Inte	rrupt		
Example	CALL TABL	;offse	tains tab t value ow has ta				PC =	TOS	
TABLE	ADDWF PC RETLW k1 RETLW k2 • • RETLW kn	<pre>;W = of ;Begin ; ; ; End o</pre>							
	Before In	W =	0x07 value of l	<b>&lt;</b> 8					

RLF	Rotate Left f through	gh Carry	RRF	Rotate Right f through Carry			
Syntax:	[ label ] RLF f,d		Syntax:	[ label ] RRF f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$		Operands:	$0 \le f \le 12$ $d \in [0,1]$	27		
Operation:	See description belo	OW	Operation:	See desc	ription b	elow	
Status Affected:	С		Status Affected:	С			
Encoding:	00 1101 d	afff ffff	Encoding:	0.0	1100	dfff	ffff
Description:	The contents of register one bit to the left through Flag. If 'd' is 0 the resurthe W register. If 'd' is a stored back in register  C Reg	igh the Carry ilt is placed in 1 the result is	Description:	The conte one bit to Flag. If 'd' the W regiplaced bar	the right t is 0 the re ster. If 'd' ck in regis	hrough the esult is pla is 1 the re	e Carry ced in
Words:	1		Words:	1			
Cycles:	1		Cycles:	1			
Q Cycle Activity:	Q1 Q2	Q3 Q4	Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode Read Pregister	Process Write to dest		Decode	Read register 'f'	Process data	Write to dest
Example	RLF REG1,	, 0	Example	RRF		REG1,0	
	Before Instruction  REG1 =  C =  After Instruction	1110 0110 0			REG1 C		0 0110
	REG1 = W = C =	1110 0110 1100 1100 1			ruction REG1 W C		0 0110 1 0011

**SLEEP** 

Syntax: [label] SLEEP

Operands: None

Operation:  $00h \rightarrow WDT$ ,

 $0 \to WDT \ prescaler,$ 

 $1 \to \overline{TO}, \\ 0 \to \overline{PD}$ 

Status Affected: TO, PD

Encoding: 00 0000 0110 0011

Description: The power-down status bit,  $\overline{PD}$  is

cleared. Time-out status bit, TO is set. Watchdog Timer and its pres-

caler are cleared.

The processor is put into SLEEP mode with the oscillator stopped. See Section 8.8 for more details.

Words: 1 Cycles: 1

Q Cycle Activity: Q1 Q2 Q3 Q4

Decode NOP NOP Go to Sleep

Example: SLEEP

SUBLW Subtract W from Literal

Syntax: [ label ] SUBLW k

 $\label{eq:continuous} \begin{array}{ll} \text{Operands:} & 0 \leq k \leq 255 \\ \\ \text{Operation:} & k - (W) \rightarrow (W) \end{array}$ 

Status Affected: C, DC, Z

Encoding: 11 110x kkkk kkkk

Description: The W register is subtracted (2's complement method) from the eight bit literal 'k'.

The result is placed in the W register.

Words: 1

Cycles: 1

Q Cycle Activity: Q1 Q2 Q3 Q4

Decode Read Process Write to W

Example 1: SUBLW 0x02

Before Instruction

W = 1 C = ? Z = ?

After Instruction

W = 1

C = 1; result is positive

Z = 0

Example 2: Before Instruction

W = 2 C = ?

After Instruction

W = 0

C = 1; result is zero

Z = 1

Example 3: Before Instruction

W = 3 C = ? Z = ?

۷ –

After Instruction

W = 0xFF

C = 0; result is nega-

tive

Z = 0

SUBWF	Subtract W from f						
Syntax:	[ label ]	SUBWF	f,d				
Operands:	$0 \le f \le 12$ $d \in [0,1]$	7					
Operation:	(f) - (W) -	→ (dest)					
Status Affected:	C, DC, Z						
Encoding:	00	0010	dfff	ffff			
Description:	ister from r stored in th	egister 'f'. I ne W regist	nent metho f 'd' is 0 the er. If 'd' is 1 n register 'f	result is the			
Words:	1						
Cycles:	1						
Q Cycle Activity:	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process data	Write to dest			
Example 1:	SUBWF	REG1,1					
	Before In:	struction					
	REG1		3				
	W C	=	2				
	Z	=	?				
	After Inst	ruction					
	REG1		1				
	W C	=	2 1; result is	positive			
	Z	=	0				
Example 2:	Before In:	struction					
	REG1 W		2				
	C	=	?				
	Z	=	?				
	After Inst	ruction					
	REG1 W	=	0				
	C	=	1; result is	zero			
	Z	=	1				
Example 3:	Before In:	struction					
	REG1 W	=	1				
	C	=	?				
	Z	=	?				
	After Inst	ruction					
	REG1 W	=	0xFF 2				
	С	=	0; result is	negative			
	Z	=	0				

SWAPF	Swap Ni	bbles in	f					
Syntax:	[ label ] SWAPF f,d							
Operands:	$0 \le f \le 127$ $d \in [0,1]$							
Operation:		$\rightarrow$ (dest<						
Status Affected:	None							
Encoding:	00	1110	dfff	ffff				
Description:	ter 'f' are e	aced in W	. If 'd' is 0 register. It	the f 'd' is 1				
Words:	1							
Cycles:	1							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process data	Write to dest				
Example	SWAPF	REG,	0					
	Before In	struction						
		REG1	= 0xA	<b>\</b> 5				
	After Inst	ruction						
		REG1 W	= 0x/ = 0x5					

TRIS	Load TRIS Register
Syntax:	[label] TRIS f
Operands:	$5 \le f \le 7$
Operation:	$\text{(W)} \rightarrow \text{TRIS register f;}$
Status Affected:	None
Encoding:	00 0000 0110 Offf
Description:	The instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.
Words:	1
Cycles:	1
Example	
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.

XORLW	Exclusive OR Literal with W	XORWF	Exclusive OR W with f
Syntax:	[ <i>label</i> ] XORLW k	Syntax:	[ <i>label</i> ] XORWF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation: Status Affected:	(W) .XOR. $k \rightarrow (W)$ Z	Operation:	(W) .XOR. (f) $\rightarrow$ (dest)
Encoding: Description:	11 1010 kkkk kkkk  The contents of the W register are XOR'ed with the eight bit literal 'k'.  The result is placed in the W register.	Status Affected: Encoding: Description:	Z  00 0110 dfff ffff  Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd'
Words:	1		is 1 the result is stored back in register 'f'.
Cycles:	1	Words:	1
Q Cycle Activity:	Q1 Q2 Q3 Q4	Cycles:	1
	Decode Read Process Write to data W	Q Cycle Activity:	Q1 Q2 Q3 Q4
Example:	XORLW 0xAF		Decode Read Process Write to register data dest
	Before Instruction	Formula	
	W = 0xB5	Example	XORWF REG 1
	After Instruction		Before Instruction
	W = 0x1A		$ \begin{array}{rcl} REG &=& 0xAF \\ W &=& 0xB5 \end{array} $
			After Instruction
			$ REG = 0x1A \\ W = 0xB5 $

#### 10.0 DEVELOPMENT SUPPORT

#### 10.1 <u>Development Tools</u>

The PICmicro<sup>™</sup> microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE® II Universal Programmer
- PICSTART<sup>®</sup> Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB™ SIM Software Simulator
- MPLAB-C (C Compiler)
- Fuzzy Logic Development System (fuzzyTECH<sup>®</sup>–MP)

# 10.2 PICMASTER: High Performance Universal In-Circuit Emulator with MPLAB IDE

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLAB™ Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows® 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

#### 10.3 <u>ICEPIC: Low-Cost PIC16CXXX</u> In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT<sup>®</sup> through Pentium™ based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

#### 10.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

#### 10.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923 and PIC16C924 may be supported with an adapter socket.

### 10.6 PICDEM-1 Low-Cost PIC16/17 Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

### 10.7 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I<sup>2</sup>C bus and separate headers for connection to an LCD module and a keypad.

### 10.8 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include

an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

#### 10.9 MPLAB Integrated Development Environment Software

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- · Three operating modes
  - editor
  - emulator
  - simulator
- · A project manager
- · Customizable tool bar and key mapping
- · A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- · Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- · Debug using:
  - source files
  - absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- · Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

#### 10.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from PICMASTER, Microchip's Universal Emulator System.

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- · Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

#### 10.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

#### 10.12 C Compiler (MPLAB-C)

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display.

#### 10.13 <u>Fuzzy Logic Development System</u> (<u>fuzzyTECH-MP</u>)

fuzzyTECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, fuzzyTECH-MP, edition for implementing more complex systems.

Both versions include Microchip's fuzzyLAB<sup>TM</sup> demonstration board for hands-on experience with fuzzy logic systems implementation.

#### 10.14 <u>MP-DriveWay™ – Application Code</u> Generator

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PIC16/17 device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

## 10.15 <u>SEEVAL® Evaluation and Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials™ and secure serials. The Total Endurance™ Disk is included to aid in trade-off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

#### 10.16 <u>Keeloq® Evaluation and</u> Programming Tools

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

TABLE 10-1: DEVELOPMENT TOOLS FROM MICROCHIP

		PIC12C5XX	PIC14000	PIC16C5X	PIC16CXXX	PIC16C6X	PIC16C7XX	PIC16C8X	PIC16C9XX	PIC17C4X	PIC17C75X	24CXX 25CXX 93CXX	HCS200 HCS300 HCS301
roducts	PICMASTER®/ PICMASTER-CE In-Circuit Emulator	>	7	7	7	7	7	7	7	7	Available 3Q97		
Fmulator F	ICEPIC Low-Cost In-Circuit Emulator	7		7	7	7	7	7					
,	MPLAB™ Integrated Development Environment	>	7	7	7	7	7	7	7	7	7		
slo	MPLAB™ C Compiler	7	>	>	>	7	>	>	>	7	>		
oT ərswitoć	fuzzyTECH®-MP Explorer/Edition Fuzzy Logic Dev. Tool	>	7	7	7	7	7	7	7	7			
3	MP-DriveWay™ Applications Code Generator			7	7	7	7	7		7			
	Total Endurance™ Software Model											7	
	PICSTART® Lite Ultra Low-Cost Dev. Kit			>		7	>	<b>&gt;</b>					
ammers	PICSTART <sup>®</sup> Plus Low-Cost Universal Dev. Kit	>	7	>	>	7	>	>	>	7	>		
тротЧ	PRO MATE <sup>®</sup> II Universal Programmer	>	>	>	>	7	>	<b>^</b>	>	>	^	>	>
	KEELOQ <sup>®</sup> Programmer												7
	SEEVAL <sup>®</sup> Designers Kit											7	
ards	PICDEM-1			7	7			7		7			
o Bo	PICDEM-2					>	>						
məq	PICDEM-3								>				
	KEELOQ <sup>®</sup> Evaluation Kit												7

#### 11.0 ELECTRICAL CHARACTERISTICS FOR PIC16C710 AND PIC16C711

#### **Absolute Maximum Ratings †**

	55 : 405°O
Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	-0.3 to +7.5V
Voltage on MCLR with respect to Vss	
Voltage on RA4 with respect to Vss	0 to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, IiK (VI < 0 or VI > VDD)	± 20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA	200 mA
Maximum current sourced by PORTA	200 mA
Maximum current sunk by PORTB	200 mA
Maximum current sourced by PORTB	200 mA
<b>Note 1:</b> Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\Sigma$ IOH} + $\Sigma$ {(VDD -	VOH) x IOH} + $\Sigma$ (VOI x IOL)

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 11-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C710-04 PIC16C711-04	PIC16C710-10 PIC16C711-10	PIC16C710-20 PIC16C711-20	PIC16LC710-04 PIC16LC711-04	PIC16C710/JW PIC16C711/JW
RC	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V	VDD: 2.5V to 6.0V IDD: 3.8 mA typ. at 3.0V IPD: 5.0 μA typ. at 3V	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V
	Freq:4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq:4 MHz max.
хт	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA typ. at 3.0V IPD: 5.0 µA typ. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 21 μA max. at 4V Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V	Not recommended for	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V
	IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max.	IPD: 1.5 μA typ. at 4.5V Freq: 10 MHz max.	IPD: 1.5 μA typ. at 4.5V Freq:20 MHz max.	use in HS mode	IPD: 1.5 μA typ. at 4.5V Freq: 10 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max.	Not recommended for use in LP mode	Not recommended for use in LP mode	VDD: 2.5V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5.0 μA max. at 3.0V Freq: 200 kHz max.	VDD: 2.5V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5.0 μA max. at 3.0V Freq: 200 kHz max.

**DC CHARACTERISTICS** 

#### Applicable Devices 710 71 711 715

11.1 DC Characteristics: PIC16C710-04 (Commercial, Industrial, Extended)

PIC16C711-04 (Commercial, Industrial, Extended)

PIC16C710-10 (Commercial, Industrial, Extended)

PIC16C711-10 (Commercial, Industrial, Extended)

PIC16C710-20 (Commercial, Industrial, Extended)

PIC16C711-20 (Commercial, Industrial, Extended)

#### Standard Operating Conditions (unless otherwise stated)

Operating temperature  $0^{\circ}C \leq TA \leq +70^{\circ}C$  (commercial)

 $-40^{\circ}$ C  $\leq$  TA  $\leq$  +85°C (industrial)

							$-40^{\circ}$ C $\leq TA \leq +85^{\circ}$ C (industrial) $-40^{\circ}$ C $\leq TA \leq +125^{\circ}$ C (extended)
Param. No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001 D001A	Supply Voltage	VDD	4.0 4.5	-	6.0 5.5	> >	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN configuration bit is enabled
			3.7	4.0	4.4	V	Extended Range Only
D010	Supply Current (Note 2)	IDD	-	2.7	5	mA	XT, RC osc configuration FOSC = 4 MHz, VDD = 5.5V (Note 4)
D013			-	13.5	30	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V
D015	Brown-out Reset Current (Note 5)	ΔIBOR	-	300*	500	μΑ	BOR enabled VDD = 5.0V
D020 D021 D021A D021B	Power-down Current (Note 3)	IPD	- - -	10.5 1.5 1.5 1.5	42 21 24 30	μΑ μΑ μΑ μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -0°C to +70°C VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +125°C
D023	Brown-out Reset Current (Note 5)	ΔIBOR	-	300*	500	μΑ	BOR enabled VDD = 5.0V

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - MCLR = VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
  - 5: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

VDD = 3.0V, WDT enabled, -40°C to +85°C

VDD = 3.0V, WDT disabled, -40°C to +85°C

VDD = 3.0V, WDT disabled, -40°C to +125°C

VDD = 3.0V. WDT disabled.  $0^{\circ}$ C to  $+70^{\circ}$ C

BOR enabled VDD = 5.0V

# 11.2 DC Characteristics: PIC16LC710-04 (Commercial, Industrial, Extended) PIC16LC711-04 (Commercial, Industrial, Extended)

							itions (unless otherwise stated)
DC CHAI	RACTERISTICS		Operat	ting tem	peratu		
						-	$0^{\circ}C \leq TA \leq +85^{\circ}C \text{ (industrial)}$ $0^{\circ}C \leq TA \leq +125^{\circ}C \text{ (extended)}$
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage Commercial/Industrial Extended	VDD VDD	2.5 3.0	-	6.0 6.0	V V	LP, XT, RC osc configuration (DC - 4 MHz) LP, XT, RC osc configuration (DC - 4 MHz)
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power- on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	BVDD	3.7	4.0	4.3	V	BODEN configuration bit is enabled
D010	Supply Current (Note 2)	IDD	-	2.0	3.8	mA	XT, RC osc configuration FOSC = 4 MHz, VDD = 3.0V (Note 4)
D010A			-	22.5	48	μΑ	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D015	Brown-out Reset	∆lbor	-	300*	500	μΑ	BOR enabled VDD = 5.0V

\* These parameters are characterized but not tested.

Current (Note 5)

**Brown-out Reset** 

Current (Note 5)

(Note 3)

Power-down Current

D020

D021

D021A

D021B

D023

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

30

5

5

10

500

μΑ

μΑ

μΑ

μΑ

μΑ

7.5

0.9

0.9

0.9

300\*

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

**IPD** 

 $\Delta IBOR$ 

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

DC CHARACTERISTICS

#### Applicable Devices 710 71 711 715

11.3 DC Characteristics: PIC16C710-04 (Commercial, Industrial, Extended)

PIC16C711-04 (Commercial, Industrial, Extended)
PIC16C710-10 (Commercial, Industrial, Extended)
PIC16C711-10 (Commercial, Industrial, Extended)
PIC16C710-20 (Commercial, Industrial, Extended)
PIC16C711-20 (Commercial, Industrial, Extended)
PIC16LC710-04 (Commercial, Industrial, Extended)

PIC16LC711-04 (Commercial, Industrial, Extended)

Standard Operating Conditions (unless otherwise stated)

Operating temperature  $0^{\circ}C \leq TA \leq +70^{\circ}C$  (commercial)

 $-40^{\circ}\text{C} \leq \text{Ta} \leq +85^{\circ}\text{C} \text{ (industrial)}$  $-40^{\circ}\text{C} \leq \text{Ta} \leq +125^{\circ}\text{C (extended)}$ 

Operating voltage VDD range as described in DC spec Section 11.1 and

Section 11.2.

Param No.	Characteristic	Sym	Min	Typ †	Max	Units	Conditions
	Input Low Voltage			-			
	I/O ports	VIL					
D030	with TTL buffer		Vss	-	0.15Vpd	V	For entire VDD range
D030A			Vss	-	0.8V	V	4.5 ≤ VDD ≤ 5.5V
D031	with Schmitt Trigger buffer		Vss	-	0.2VDD	V	
D032	MCLR, OSC1		Vss	-	0.2VDD	V	
	(in RC mode)						
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3VDD	V	Note1
	Input High Voltage						
	I/O ports	VIH		-			
D040	with TTL buffer		2.0	-	Vdd	V	4.5 ≤ VDD ≤ 5.5V
D040A			0.25VDD	-	Vdd	V	For entire VDD range
			+ 0.8V				
D041	with Schmitt Trigger buffer		0.8VDD	-	Vdd	V	For entire VDD range
D042	MCLR, RB0/INT		0.8VDD	-	Vdd	V	
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1
D043	OSC1 (in RC mode)		0.9Vdd	•	Vdd	V	
D070	PORTB weak pull-up current	IPURB	50	250	400	μΑ	VDD = 5V, VPIN = VSS
	Input Leakage Current (Notes 2, 3)						
D060	I/O ports	II∟	-	-	±1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at hi-
							impedance
D061	MCLR, RA4/T0CKI		-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD
D063	OSC1		-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP
							osc configuration

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as current sourced by the pin.

Standard Operating Conditions (unless otherwise stated)

Operating temperature  $0^{\circ}C \leq TA \leq +70^{\circ}C$  (commercial)

-40°C  $\leq$  TA  $\leq$  +85°C (industrial) -40°C  $\leq$  TA  $\leq$  +125°C (extended)

Operating voltage VDD range as described in DC spec Section 11.1 and

Section 11.2.

Param	Characteristic	Sym Min Typ Max L			Max	Heito	Units Conditions		
No.	Characteristic	Sym	IVIIII	Typ +	IVIAX	Units	Conditions		
NO.	Outroot Levy Veltage			T					
D080	Output Low Voltage I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C		
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C		
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = $1.6 \text{ mA}$ , VDD = $4.5 \text{V}$ , $-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		
D083A			-	-	0.6	V	IOL = 1.2 mA, $VDD = 4.5V$ , $-40^{\circ}C$ to $+125^{\circ}C$		
	Output High Voltage								
D090	I/O ports (Note 3)	Voн	VDD - 0.7	-	-	V	IOH = $-3.0$ mA, VDD = $4.5$ V, $-40$ °C to $+85$ °C		
D090A			VDD - 0.7	-	-	V	IOH = $-2.5$ mA, VDD = $4.5$ V, $-40$ °C to $+125$ °C		
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	-	-	V	IOH = -1.3 mA, VDD = $4.5$ V, $-40$ °C to $+85$ °C		
D092A			VDD - 0.7	-	-	V	IOH = -1.0 mA, VDD = $4.5$ V, $-40$ °C to $+125$ °C		
D130*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin		
	Capacitive Loading Specs on Output Pins								
D100	OSC2 pin	Cosc <sub>2</sub>	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.		
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	-	50	pF			

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as current sourced by the pin.

DC CHARACTERISTICS

Applicable Devices 710 71 711 715

#### 11.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS

Т				
F	Frequency	Т Т	Time	
		•		


Lowercase letters (pp) and their meanings:

рр	,		
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	t0	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR

Uppercase letters and their meanings:

S	3			
	F	Fall	Р	Period
	Н	High	R	Rise
	1	Invalid (Hi-impedance)	V	Valid
	L	Low	Z	Hi-impedance

#### FIGURE 11-1: LOAD CONDITIONS



#### 11.5 <u>Timing Diagrams and Specifications</u>

#### FIGURE 11-2: EXTERNAL CLOCK TIMING




TABLE 11-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC		4	MHz	XT osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)
			DC	_	10	MHz	HS osc mode (-10)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT osc mode
		(Note 1)	250	_	_	ns	HS osc mode (-04)
			100	_	_	ns	HS osc mode (-10)
			50	_	–	ns	HS osc mode (-20)
			5		_	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			100	_	250	ns	HS osc mode (-10)
			50	_	250	ns	HS osc mode (-20)
			5		_	μs	LP osc mode
2	TCY	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High	50	_	_	ns	XT oscillator
	TosH	or Low Time	2.5	_	_	μs	LP oscillator
			10	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise	_	_	25	ns	XT oscillator
	TosF	or Fall Time	_	_	50	ns	LP oscillator
		The state of the s	_	—	15	ns	HS oscillator

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC16C710/711.

FIGURE 11-3: CLKOUT AND I/O TIMING




TABLE 11-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓		_	15	30	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		_	15	30	ns	Note 1
12*	TckR	CLKOUT rise time		_	5	15	ns	Note 1
13*	TckF	CLKOUT fall time		_	5	15	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid	t	_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOU	IT ↑	0.25Tcy + 25	_		ns	Note 1
16*	TckH2ioI	Port in hold after CLKOUT	0	_	_	ns	Note 1	
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid	_	_	80 - 100	ns		
18*	TosH2ioI	OSC1↑ (Q2 cycle) to Port input invalid (I/O in ho	ld time)	TBD	_	_	ns	
19*	TioV2osH	Port input valid to OSC11 (	I/O in setup time)	TBD	_		ns	
20*	TioR	Port output rise time	PIC16 <b>C</b> 710/711	_	10	25	ns	
			PIC16 <b>LC</b> 710/711	_	_	60	ns	
21*	TioF	Port output fall time PIC16 <b>C</b> 710/711		_	10	25	ns	
			PIC16 <b>LC</b> 710/711	_	_	60	ns	
22††*	Tinp	INT pin high or low time	20	_	_	ns		
23††*	Trbp	RB7:RB4 change INT high	or low time	20	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>††</sup> These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

FIGURE 11-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 11-5: BROWN-OUT RESETTIMING





TABLE 11-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	1		_	μs	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	_	Tosc = OSC1 period
33	Tpwrt	Power up Timer Period	28*	72	132*	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	1.1	μs	
35	TBOR	Brown-out Reset pulse width	100	_	_	μs	$3.8V \le VDD \le 4.2V$

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 11-6: TIMERO EXTERNAL CLOCK TIMINGS



#### TABLE 11-5: TIMERO EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions	
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20*	_	_	ns	Must also meet	
			With Prescaler	10*	_	_	ns	parameter 42	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5Tcy + 20*	_	_	ns	Must also meet	
			With Prescaler	10*	_	_	ns	parameter 42	
42	Tt0P	T0CKI Period		Greater of: 20 ns or TCY + 40* N	_	_	ns	N = prescale value (2, 4,, 256)	
48	Tcke2tmrl	Delay from external clock edge	to timer increment	2Tosc	_	7Tosc	_		

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 11-6: A/D CONVERTER CHARACTERISTICS:

PIC16C710/711-04 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16C710/711-10 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16C710/711-20 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16LC710/711-04 (COMMERCIAL, INDUSTRIAL, EXTENDED)

Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
A01	NR	Resolution	_	_	8-bits	bit	VREF = VDD, VSS ≤ AIN ≤ VREF
A02	EABS	Absolute error	_	_	< ± 1	LSb	VREF = VDD, VSS ≤ AIN ≤ VREF
A03	EIL	Integral linearity error	_	_	< ± 1	LSb	VREF = VDD, VSS ≤ AIN ≤ VREF
A04	EDL	Differential linearity error	_	_	< ± 1	LSb	VREF = VDD, VSS ≤ AIN ≤ VREF
A05	EFS	Full scale error	_	_	< ± 1	LSb	VREF = VDD, VSS ≤ AIN ≤ VREF
A06	Eoff	Offset error	_	_	< ± 1	LSb	VREF = VDD, VSS ≤ AIN ≤ VREF
A10	_	Monotonicity	_	guaranteed	_	_	VSS ≤ VAIN ≤ VREF
A20	VREF	Reference voltage	2.5V	_	VDD + 0.3	V	
A25	VAIN	Analog input voltage	Vss - 0.3	_	VREF + 0.3	V	
A30	ZAIN	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
A40	IAD	A/D conversion current (VDD)	_	180	_	μА	Average current consumption when A/D is on. (Note 1)
A50	IREF	VREF input current (Note 2)	10	_	1000	μΑ	During VAIN acquisition.  Based on differential of VHOLD to VAIN.  To charge CHOLD see Section 7.1.
			_	_	10	μΑ	During A/D Conversion cycle

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

<sup>2:</sup> VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

#### FIGURE 11-7: A/D CONVERSION TIMING




TABLE 11-7: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	PIC16 <b>C</b> 710/711	1.6	_	_	μs	Tosc based, VREF ≥ 3.0V
			PIC16 <b>LC</b> 710/711	2.0	_	_	μs	Tosc based, VREF full range
			PIC16 <b>C</b> 710/711	2.0*	4.0	6.0	μs	A/D RC mode
			PIC16 <b>LC</b> 710/711	3.0*	6.0	9.0	μs	A/D RC mode
131	TCNV	Conversion time (not including S/H	time). (Note 1)	_	9.5	_	TAD	
132	TACQ	Acquisition time		Note 2	20	_	μs	
				5*	l	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 19.5 mV @ 5.12V) from the last sampled voltage (as stated on Chold).
134	TGO	Q4 to AD clock sta	art	_	Tosc/2§	_	_	If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from co	nvert  o sample time	1.5§	_	_	TAD	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

<sup>§</sup> This specification ensured by design.

Note 1: ADRES register may be read on the following TcY cycle.

<sup>2:</sup> See Section 7.1 for min conditions.

# 12.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C710 AND PIC16C711

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (i.e., outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

**Note:** The data presented in this section is a statistical summary of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at,  $25^{\circ}$ C, while 'max' or 'min' represents (mean +3 $\sigma$ ) and (mean -3 $\sigma$ ) respectively where  $\sigma$  is standard deviation.

FIGURE 12-1: TYPICAL IPD vs. VDD (WDT DISABLED, RC MODE)




FIGURE 12-2: MAXIMUM IPD vs. VDD (WDT DISABLED, RC MODE)




FIGURE 12-3: TYPICAL IPD vs. VDD @ 25°C (WDT ENABLED, RC MODE)




FIGURE 12-4: MAXIMUM IPD vs. VDD (WDT ENABLED, RC MODE)




FIGURE 12-5: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 12-6: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 12-7: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 12-8: TYPICAL IPD vs. VDD BROWN-OUT DETECT ENABLED (RC MODE)




FIGURE 12-9: MAXIMUM IPD vs. VDD
BROWN-OUT DETECT
ENABLED
(85°C TO -40°C, RC MODE)




FIGURE 12-10: TYPICAL IPD vs. TIMER1 ENABLED (32 kHz, RC0/RC1 = 33 pF/33 pF, RC MODE)




FIGURE 12-11: MAXIMUM IPD vs. TIMER1 ENABLED (32 kHz, RC0/RC1 = 33 pF/33 pF, 85°C TO -40°C, RC MODE)




FIGURE 12-12: TYPICAL IDD vs. FREQUENCY (RC MODE @ 22 pF, 25°C)




FIGURE 12-13: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 22 pF, -40°C TO 85°C)




FIGURE 12-14: TYPICAL IDD vs. FREQUENCY (RC MODE @ 100 pF, 25°C)




FIGURE 12-15: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 100 pF, -40°C TO 85°C)




FIGURE 12-16: TYPICAL IDD vs. FREQUENCY (RC MODE @ 300 pF, 25°C)




FIGURE 12-17: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 300 pF, -40°C TO 85°C)




FIGURE 12-18: TYPICAL IDD vs.

CAPACITANCE @ 500 kHz

(RC MODE)




TABLE 12-1: RC OSCILLATOR FREQUENCIES

Cext	Rext	Average				
Cext	Rext	Fosc @ 5V,	型 5V, 25°C			
22 pF	5k	4.12 MHz	± 1.4%			
	10k	2.35 MHz	± 1.4%			
	100k	268 kHz	± 1.1%			
100 pF	3.3k	1.80 MHz	± 1.0%			
	5k	1.27 MHz	± 1.0%			
	10k	688 kHz	± 1.2%			
	100k	77.2 kHz	± 1.0%			
300 pF	3.3k	707 kHz	± 1.4%			
	5k	501 kHz	± 1.2%			
	10k	269 kHz	± 1.6%			
	100k	28.3 kHz	± 1.1%			

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is  $\pm 3$  standard deviation from average value for VDD = 5V.

FIGURE 12-19: TRANSCONDUCTANCE(gm)
OF HS OSCILLATOR vs. VDD




FIGURE 12-20: TRANSCONDUCTANCE(gm)
OF LP OSCILLATOR vs. VDD




FIGURE 12-21: TRANSCONDUCTANCE(gm)
OF XT OSCILLATOR vs. VDD




FIGURE 12-22: TYPICAL XTAL STARTUP
TIME vs. Vdd (LP MODE, 25°C)




FIGURE 12-23: TYPICAL XTAL STARTUP TIME vs. VdD (HS MODE,  $25^{\circ}$ C)




FIGURE 12-24: TYPICAL XTAL STARTUP TIME vs. VDD (XT MODE, 25°C)




TABLE 12-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATORS

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15-33 pF	15-33 pF
	20 MHz	15-33 pF	15-33 pF
Crystals Used			
32 kHz	Epson C-001R32.768K-A		± 20 PPM
200 kHz	STD XTL 200.000KHz		± 20 PPM
1 MHz	ECS ECS-10-13-1		± 50 PPM
4 MHz	ECS ECS-40-20-1		± 50 PPM
8 MHz	EPSON CA-301 8.000M-C		± 30 PPM
20 MHz	EPSON CA-301 20.000M-C		± 30 PPM

FIGURE 12-25: TYPICAL IDD vs. FREQUENCY (LP MODE, 25°C)




FIGURE 12-26: MAXIMUM IDD vs. FREQUENCY (LP MODE, 85°C TO -40°C)




FIGURE 12-27: TYPICAL IDD vs. FREQUENCY (XT MODE, 25°C)





FIGURE 12-28: MAXIMUM IDD vs. FREQUENCY (XT MODE, -40°C TO 85°C)



# **PIC16C71X**

**Applicable Devices** | 710 | 71 | 711 | 715 |

FIGURE 12-29: TYPICAL IDD vs. FREQUENCY (HS MODE, 25°C)





FIGURE 12-30: MAXIMUM IDD vs. FREQUENCY (HS MODE, -40°C TO 85°C)



#### 13.0 ELECTRICAL CHARACTERISTICS FOR PIC16C715

Absolute Maximum Ratings †	
Ambient temperature under bias	+125°C
Storage temperature65°C to	+150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	(× 0.3V)
Voltage on VDD with respect to Vss	tø +7.5V
Voltage on MCLR with respect to Vss0	to +14V
Voltage on RA4 with respect to Vss	to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	.300 mA
Maximum current into VDD pin	
Input clamp current, Iik (VI < 0 or VI > VDD)	± 20 mA
	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA	
Maximum current sourced by PORTA	
Maximum current sunk by PORTB	.200 mA
Maximum current sourced by PORTB	
Note 1: Power dissipation is calculated as follows: $Rdis = VDD \times \{IDD - \sum IOH\} + \sum \{(VDD - VOH) \times IO$	OI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Applicable Devices** | 710 | 71 | 711 | 715

TABLE 13-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc		PIC16C715-04	(	PIC16C715-10		PIC16C715-20		PIC16LC715-04		PIC16C715/JW
	VDD:	4.0V to 5.5V	VDD:	4.5V to 5.5V	VDD:	4.5V to 5.5V	VDD:	2.5V to 5.5V	VDD:	4.0V to 5.5V
RC	IDD:	5 mA max. at 5.5V	IDD:	2.7 mA typ. at \$.5)	IDD:	2.7 mA typ. at 5.5V	IDD:	2.0 mA typ. at 3.0V	IDD:	5 mA max. at 5.5V
I KC	IPD:	21 μA max. at 4V	IPD:	1.5 μA typ. at 4V	IPD;	1.5 μA typ. at 4V	IPD:	0.9 μA typ. at 3V	IPD:	21 μA max. at 4V
	Freq:	4 MHz max.	Freq:	4 MHz max.	Freq:	4 MHz max.	Freq:	4 MHz max.	Freq:	4 MHz max.
	VDD:	4.0V to 5.5V	VDD:	4.5V to 5.5V /	VDD:	4.5V to 5.5V	VDD:	2.5V to 5.5V	VDD:	4.0V to 5.5V
XT	IDD:	5 mA max. at 5.5V	IDD:	2.7 mA typ. at 5.5V	IDD:	2.7/mA typ. at 5.5V	IDD:	2.0 mA typ. at 3.0V	IDD:	5 mA max. at 5.5V
^1	IPD:	21 μA max. at 4V	IPD:	1.5 μA typ. at 4V	VPD:	1.5 µA typ at 4V	IPD:	0.9 μA typ. at 3V	IPD:	21 μA max. at 4V
	Freq:	4 MHz max.	Freq:	4 MHz max.	Æreg∕.	4 MHz max.	Freq:	4 MHz max.	Freq:	4 MHz max.
	VDD:	4.5V to 5.5V	VDD:	4.5V to 5.5V	VED:	4.5V/to 5/5V/				4.5V to 5.5V
HS	IDD:	13.5 mA typ. at 5.5V	IDD:	30 mA max. at 5.5V	IDD:	30 mA max. at 5.5V	Do no	t use in HS mode	IDD:	30 mA max. at 5.5V
ПО	IPD:	1.5 μA typ. at 4.5V	IPD:	1.5 μA typ. at 4.5V	IPD:	1.5 μA typ. at 4.5V		it use in no mode	IPD:	1.5 μA typ. at 4.5V
	Freq:	4 MHz max.	Freq:	10 MHz max.	Freq:	20 MHz max.			Freq:	10 MHz max.
	VDD:	4.0V to 5.5V					YOD:	/2.5V to 5.5V	VDD:	2.5V to 5.5V
I P	IDD:	52.5 μA typ. at 32 kHz, 4.0V	Do no	t use in LP mode	Dono	ot use in LP mode	IDD;/	48 μA max. at 32 kHz, 3.0V	IDD:	48 μA max. at 32 kHz, 3.0V
LP	IPD:	0.9 μA typ. at 4.0V	וטוו טען	use iii Lr iillode	טוו טע	n use in LF mode	IPO: /	∕5.0 μA max. at 3.0V	IPD:	5.0 μA max. at 3.0V
	Freq:	200 kHz max.				•	Freq:	/200 kHz max.	Freq:	200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

13.1 **DC Characteristics:** PIC16C715-04 (Commercial, Industrial, Extended)

PIC16C715-10 (Commercial, Industrial, Extended)

PIC16C715-20 (Commercial, Industrial, Extended))

#### Standard Operating Conditions (unless otherwise stated)

Operating temperature 0°C  $\leq$  TA  $\leq$  +70°C (commercial)

-40°C  $\leq$  TA  $\leq$  +85°C (industrial)

							-40 C ≤ TA ≤ +85 C (industrial) -40°C ≤ TA ≤ +125°C (extended)
Param. No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001 D001A	Supply Voltage	VDD	4.0 4.5	-	5.5 5.5	V V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	Device in SLEEP mode
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN configuration bit is enabled
D010	Supply Current (Note 2)	IDD	-	2.7	5	mA -	XT, RC osc configuration (PIC16C715-04) Fosc = 4-MHz, VDD = 5.5V (Note 4)
D013			-	13.5	30	mA	HSøsc configuration (PIC16C715-20) Fosc = 20 MHz, VDD = 5.5V
D015	Brown-out Reset Current (Note 5)	ΔIBOR	-<	300*	500	hA	BOR enabled VDD = 5.0V
D020 D021 D021A D021B	Power-down Current (Note 3)	IPD (	- ^	10.5 1.5 1.5 1.5	42 21 24 30	μΑ μΑ μΑ μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -0°C to +70°C VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +125°C
D023	Brown-out Reset Current (Note 5)	AJBOR		300*	500	μΑ	BOR enabled VDD = 5.0V

- These parameters are characterized but not tested.
- † Data in "Typ"\_column is at 5½, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which You can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply gurrent is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC/ = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - $\overline{MCLR}$  = VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
  - 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

**DC CHARACTERISTICS** 

#### 13.2 DC Characteristics: PIC16LC715-04 (Commercial, Industrial)

DC CHAF	RACTERISTICS			ard Ope		ire 0°	itions (unless otherwise stated)  C
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	VDD	2.5	-	5.5	V	LP, XT, RC osc configuration (DC - 4 MHz)
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	Device in SLEEP mode
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Rower-on Reset for details
D005	Brown-out Reset Voltage	BVDD	3.7	4.0	4.3	V	BODEN configuration bit is enabled
D010	Supply Current (Note 2)	IDD	-	2.0	3.8	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)
D010A			-	22.5	48	μA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D015	Brown-out Reset Current (Note 5)	$\Delta IBOR$	-	300*	500	μÀ	BOR enabled VDD = 5.0V
D020 D021 D021A	Power-down Current (Note 3)	IPD	-	7.5 0.9 0.9	30 5 5	μ <b>Α</b> μΑ μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40°C to +85°C
D023	Brown-out Reset Current (Note 5)	ΔIBOR	-	300*	500	μΑ	BOR enabled VDD = 5.0V

- \* These parameters are sharacterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which YDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, escillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - DSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - MCLR > VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
  - 5: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

13.3 DC Characteristics: PIC16C715-04 (Commercial, Industrial, Extended)

PIC16C715-10 (Commercial, Industrial, Extended) PIC16C715-20 (Commercial, Industrial, Extended)

PIC16LC715-04 (Commercial, Industrial))

Standard Operating Conditions (unless otherwise stated)

Operating temperature  $0^{\circ}C \le TA \le +70^{\circ}C$  (commercial)

-40°C  $\leq$  TA  $\leq$  +85°C (industrial) -40°C  $\leq$  TA  $\leq$  +125°C (extended)

Operating voltage VDD range as described in DC spec Section 13.1

and Section 13.2.

	and Section 13.2.												
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions						
No.				†									
	Input Low Voltage						_						
	I/O ports	VIL											
D030	with TTL buffer		Vss	-	0.5V	V							
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V							
D032	MCLR, RA4/T0CKI,OSC1		Vss	-	0.2Vdd	Ň							
	(in RC mode)												
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3Vdd	\v/	Note1 V						
	Input High Voltage				$\wedge$								
	I/O ports	ViH		-		\							
D040	with TTL buffer		2.0	/~	VDD	\v \	4.5 ≤ VDD ≤ 5.5V						
D040A			0.8VDD	1	YDD	V	For VDD > 5.5V or VDD < 4.5V						
D041	with Schmitt Trigger buffer		0.8VØD	\ -	\ \DD	$\forall$	For entire VDD range						
D042	MCLR, RA4/T0CKI RB0/INT		0.8VD	/	) ADD	V							
D042A	OSC1 (XT, HS and LP)		0,7	\-\	\VDD	V	Note1						
D043	OSC1 (in RC mode)		Ø.9\VDD	\ - \	<b>₩</b> DD	V							
D070	PORTB weak pull-up current	PURB	50	250	400	μΑ	VDD = 5V, VPIN = VSS						
	Input Leakage Current (Notes 2, 3)		////	igwedge									
D060	I/O ports		\	-	±1	μΑ	Vss ≤ Vpin ≤ Vdd, Pin at hi-						
							impedance						
D061	MCLR, RA4/T0CKI		-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD						
D063	OSC1	$\wedge$	-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP						
							osc configuration						
	Output Low Voltage	ľ.,											
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5  mA, VDD = 4.5V,						
Door						\ ,,	-40°C to +85°C						
D080A			-	-	0.6	V	IOL = 7.0  mA, VDD = 4.5V, -40°C to +125°C						
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V,						
Door						<b>\</b> ,,	-40°C to +85°C						
D083A			-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C						

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as coming out of the pin.

DC CHARACTERISTICS

DC CHARACTERISTICS

### Applicable Devices 710 71 711 715

#### Standard Operating Conditions (unless otherwise stated)

Operating temperature  $0^{\circ}C \leq TA \leq +70^{\circ}C$  (commercial)

-40°C  $\leq$  TA  $\leq$  +85°C (industrial)

 $-40^{\circ}$ C  $\leq$  TA  $\leq$  +125 $^{\circ}$ C (extended)

Operating voltage VDD range as described in DC spec Section 13.1


	and Section 13.2.													
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions							
No.		_		†										
	Output High Voltage						4							
D090	I/O ports (Note 3)	Voн	VDD - 0.7	-	-	V	IOH = -3.0 mA, VDD =\4.5V, -40°C to +85°C							
D090A			VDD - 0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C							
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C							
D092A			VDD - 0.7	-	-	V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C							
	Capacitive Loading Specs on Output Pins					7								
D100	OSC2 pin	Cosc <sub>2</sub>	-	-	15	'	In XT, HS and LP modes when external clock is used to drive							
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	(-	50	pĘ	OSC1.							

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C7X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.




#### 13.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:


1. TppS2ppS

2. TppS



#### 13.5 <u>Timing Diagrams and Specifications</u>

#### FIGURE 13-2: EXTERNAL CLOCK TIMING



**TABLE 13-2: CLOCK TIMING REQUIREMENTS** 

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fos	External CLKIN Frequency	DC	_	4	MHz	XT-osc mode
		(Note 1)	DC	_	4	MHz '	HS osc mode (PIC16C715-04)
			DC	_	20/\	MHz	HS osc mode (PIC16C715-20)
			DC	_	200	kHz \	LP osc mode
		Oscillator Frequency	DC		/4	MHz	RC osc mode
		(Note 1)	0.1	` `	X-	MHz	XT osc mode
			4	$ $ $\leftarrow \setminus$	\ \ <sub>4</sub> \	MHz	HS osc mode (PIC16C715-04)
			4	\ <u>-</u> \	10	MHz	HS osc mode (PIC16C715-10)
			4	1/-/	20	MHz	HS osc mode (PIC16C715-20)
		_ <	3	77/	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250		_	ns	XT osc mode
		(Note 1)	250	\ \	_	ns	HS osc mode (PIC16C715-04)
		_	100		_	ns	HS osc mode (PIC16C715-10)
			50	_	_	ns	HS osc mode (PIC16C715-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (PIC16C715-04)
	/		100	_	250	ns	HS osc mode (PIC16C715-10)
			50	_	250	ns	HS osc mode (PIC16C715-20)
			5	_	_	μs	LP osc mode
2	Tey	Instruction Cycle Time (Note 1)	200	_	DC	ns	Tcy = 4/Fosc
3//	Jost,	External Clock in (OSC1) High	50	_	_	ns	XT oscillator
	TosH	or Low Time	2.5	_	_	μs	LP oscillator
			10	_	–	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise	_	_	25	ns	XT oscillator
	ŤósF	or Fall Time	_	_	50	ns	LP oscillator
					15	ns	HS oscillator

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC16C715.

FIGURE 13-3: CLKOUT AND I/O TIMING




TABLE 13-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
No.								
10*	TosH2ckL	OSC1↑ to CLKOUT↓		\ <del>\</del>	15	30	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		<u> </u>	15	30	ns	Note 1
12*	TckR	CLKOUT rise time		<u> </u>	5	15	ns	Note 1
13*	TckF	CLKOUT fall time		_	5	15	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid		_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT		0.25Tcy + 25	_	_	ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT 1	$\wedge$	0	_	_	ns	Note 1
17*	TosH2ioV	OSC1 (Q1) cycle) to		_	_	80 - 100	ns	
		Port out valid						
18*	TosH2ioI	OSC11 (Q2 cycle) to		TBD	—	_	ns	
		Port input invalid (1/0 in hold	time)					
19*	TioV2osH	Port input valid to OSC11 (I/O	O in setup time)	TBD	_	_	ns	
20*	TioR	Fort output rise time F	PIC16C715	_	10	25	ns	
		F	PIC16LC715	_	_	60	ns	
21*	TioF	Port output fall time F	PIC16C715	_	10	25	ns	
		F	PIC16LC715	_	_	60	ns	
22††*	Tinp	INT pin high or low time		20	_	_	ns	
23††*	Trbp	RB7:RB4 change INT high o	r low time	20	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>††</sup> These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

FIGURE 13-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, AND POWER-UP TIMER TIMING




FIGURE 13-5: BROWN-OUT RESETTIMING




TABLE 13-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter	∑Sym∕	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
30	Zmc <sub>Z</sub>	MCLR Pulse Width (low)	2	_	_	μs	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	_	Tosc = OSC1 period
33*	Dowrt	Power up Timer Period	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset pulse width	100	_	_	μs	VDD ≤ BVDD (D005)
36	TPER	Parity Error Reset	_	TBD	_	μs	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


#### FIGURE 13-6: TIMERO CLOCK TIMINGS



#### **TABLE 13-5: TIMERO CLOCK REQUIREMENTS**

Param No.	Sym	Characteristic		Min	Турт	Max	Units	Conditions
40	TtOH	T0CKI High Pulse Width	No Prescaler	0.5TcY+20*		_	ns	
			With Prescaler	10*	_	_	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TcY + 20*	_	_	ns	
			With Prescaler	10*	_	_	ns	
42	Tt0P	T0CKI Period		Greater of: 20μs or <u>Tcy + 40</u> * N	_	_		N = prescale value (1, 2, 4,, 256)
48	Tcke2tmrl	Delay from external clock edge	to timer increment	2Tosc	_	7Tosc	_	

\* These parameters are characterized but not tested.



Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 13-6: A/D CONVERTER CHARACTERISTICS:

PIC16C715-04 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16C715-10 (COMMERCIAL, INDUSTRIAL, EXTENDED) PIC16C715-20 (COMMERCIAL, INDUSTRIAL, EXTENDED)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8-bits	_	VREF = VDD, VSS ≤ AIN ≤ VREF
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD, VSS ≤ AIN ≤ VREF
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD, VSS ≤ AIN ≤ VREF
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD, VSS ≤ AIN ≤ VREF
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDØ, VSS \$ AIN ≤ VREF
	_	Monotonicity	_	guaranteed	_	_	VSS & AIN & VREF
	VREF	Reference voltage	2.5V	_	VDD + 0.3	V/	
	Vain	Analog input voltage	Vss - 0.3	_	VREF + 0.3	V\	
	Zain	Recommended impedance of analog voltage source	_	_	10.0	kΩ	
	IAD	A/D conversion current (VDD)	_	180		ptA	Average current consumption when A/D is on. (Note 1)
	IREF	VREF input current (Note 2)	_		1 10	mA μA	During sampling All other times

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
  - 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.





TABLE 13-7: A/D CONVERTER CHARACTERISTICS: PIC16LC715-04 (COMMERCIAL, INDUSTRIAL)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	NR	Resolution	_	_	8-bits	_	VREF = VDD, VSS ≤ AIN ≤ VREF
	NINT	Integral error	_	_	less than ±1 LSb	_	VREF = VDD, VSS ≤ AIN ≤ VREF
	NDIF	Differential error	_	_	less than ±1 LSb	_	VREF = VDD, VSS ≤ AIN ≤ VREF
	NFS	Full scale error	_	_	less than ±1 LSb	_	VREF = VDD, VSS ≤ AIN ≤ VREF
	Noff	Offset error	_	_	less than ±1 LSb	_	VREF = VDD, VSS ≤ AIN ≤ VREF
	_	Monotonicity	_	guaranteed	_	_	VSS ANT VREF
	VREF	Reference voltage	2.5V	_	VDD + 0.3	V	
	Vain	Analog input voltage	Vss - 0.3	_	VREF + 0.3	V	
	Zain	Recommended impedance of analog voltage source	_	_	10.0	KΩ	
	IAD	A/D conversion current (VDD)	_	90		μА	Average current consumption when AD is on. (Note 1)
	IREF	VREF input current (Note 2)	_	- ‹	TO	mA μΑ	Ouring sampling All other times

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
  - 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.



#### FIGURE 13-7: A/D CONVERSION TIMING




TABLE 13-8: A/D CONVERSION REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Турт	Max	Units	Conditions
110.			_	111	$\rightarrow$		
130	TAD	A/D clock period	1.6	11/11	<u> </u>	μs	VREF ≥ 3.0V
			2.0		_	μs	VREF full range
130	TAD	A/D Internal RC		$\backslash \ \backslash \rangle$			ADCS1:ADCS0 = 11
		Oscillator source		\ \			(RC oscillator source)
		(	3.0	6.0	9.0	μs	PIC16LC715, VDD = 3.0V
		$\rightarrow$	2.0	4.0	6.0	μs	PIC16C715
131	TCNV	Conversion time		9.5TAD	_		
		(not including S/H	\ \ \				
		time). Note 1	$\langle \cdot \rangle$				
132	TACQ	Acquisition time	Note 2	20	_	μs	

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: ADRES register may be read on the following Tcy cycle.


<sup>†</sup> Data in Typ column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### 14.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C715

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (i.e., outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

**Note:** The data presented in this section is a statistical summary of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at,  $25^{\circ}$ C, while 'max' or 'min' represents (mean +3 $\sigma$ ) and (mean -3 $\sigma$ ) respectively where  $\sigma$  is standard deviation.






FIGURE 14-3: TYPICAL IPD vs. VDD @ 25°C (WDT ENABLED, RC MODE)




FIGURE 14-4: MAXIMUM IPD vs. VDD (WDT ENABLED, RC MODE)




FIGURE 14-5: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 14-6: TYP/CAL RC OSCILLATOR
FREQUENCY vs. VDD




FIGURE 14-7: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 14-8: TYPICAL IPD vs. VDD BROWN-OUT DETECT ENABLED (RC MODE)




FIGURE 14-9: MAXIMUM IPD vs. VDD BROWN-OUT DETECT ENABLED (85°C TO -40°C, RC MODE)




FIGURE 14-10: TYPICAL IPD vs. TIMER1 ENABLED (32 kHz, RC0/RC1 = 33 pF/33 pF, RC MODE)




FIGURE 14-11: MAXIMUM IPD vs. TIMER1 ENABLED (32 kHz, RC0/RC1 = 33 pF/33 pF, 85°C TO -40°C, RC MODE)




FIGURE 14-12: TYPICAL IDD vs. FREQUENCY (RC MODE @ 22 pF, 25°C)




FIGURE 14-13: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 22 pF, -40°C TO 85°C)




FIGURE 14-14: TYPICAL IDD vs. FREQUENCY (RC MODE @ 100 pF, 25°C)




FIGURE 14-15: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 100 pF, -40°C TO 85°C)




FIGURE 14-16: TYPICAL IDD vs. FREQUENCY (RC MODE @ 300 pF, 25°C)




FIGURE 14-17: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 300 pF, -40°C TO 85°C)




FIGURE 14-18: TYPICAL IDD vs.

CAPACITANCE @ 500 kHz

(RC MODE)




TABLE 14-1: RC OSCILLATOR FREQUENCIES

Cext	Rext	Average				
Cext	Cext Rext		25°C			
22 pF	5k	4.12 MHz	± 1.4%			
	10k	2.35 MHz	± 1.4%			
	100k	268 kHz	±1,1%			
100 pF	3.3k	1.80 MHz	±1.0%			
	5k	1.27 MHz	± 1.0%			
	10k	688 kHz	± 1.2%			
	100k	77.2 kH2	± 1.0%			
300 pF	3.3k	707 kHz	± 1.4%			
	5k	501 kHz	± 1.2%			
	10k	269 kHz	± 1.6%			
	100k	28.3 kHz	± 1.1%			

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is ±3 standard deviation from average value for VDD = 5V.

FIGURE 14-19: TRANSCONDUCTANCE(gm)
OF HS OSCILLATOR vs. VDD




FIGURE 14-20: TRANSCONDUCTANCE(gm)

OF LP OSCILLATOR vs. VDD




FIGURE 14-21: TRANSCONDUCTANCE(gm)
OF XT OSCILLATOR vs. VDD




FIGURE 14-22: TYPICAL XTAL STARTUP
TIME vs. Vdd (LP MODE, 25°C)




FIGURE 14-23: TYPICAL XTAL STARTUP TIME vs. Vdd (HS MODE,  $25^{\circ}\text{C}$ )




FIGURE 14-24: TYPICAL XTAL STARTUP TIME vs. VDD (XT MODE, 25°C)




TABLE 14-2: CAPACITOR SELECTION
FOR CRYSTAL
OSCILLATORS

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2		
LP	32 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	200 kHz	47-68 pF	47-68 pF		
	1 MHz	15 pF	15 pF		
	4 MHz	15 pF	15 pF		
HS	4 MHz	15 pF	15 pF		
	8 MHz	15-33 pF	15-33 pF		
	20 MHz	15-33 pF	15-33 pF		
	•				
Crystals Used					
32 kHz	Epson C-0	01R32.768K-A	± 20 PPM		
200 kHz	STD XTL 2	STD XTL 200.000KHz			
1 MHz	ECS ECS-	± 50 PPM			
4 MHz	ECS ECS-	± 50 PPM			
8 MHz	EPSON CA	EPSON CA-301 8.000M-C			
20 MHz	EPSON CA	A-301 20.000M-C	± 30 PPM		

FIGURE 14-25: TYPICAL IDD vs. FREQUENCY (LP MODE, 25°C)




FIGURE 14-26: MAXIMUM IDD vs. FREQUENCY (LP MODE, 85°C TO -40°C)




FIGURE 14-27: TYPICAL IDD vs. FREQUENCY (XT MODE, 25°C)





FIGURE 14-28: MAXIMUM IDD vs. FREQUENCY (XT MODE, -40°C TO 85°C)



**Applicable Devices** | 710 | 71 | 711 | 715

FIGURE 14-29: TYPICAL IDD vs. FREQUENCY (HS MODE, 25°C)





FIGURE 14-30: MAXIMUM IDD vs. FREQUENCY (HS MODE, -40°C TO 85°C)



#### 15.0 ELECTRICAL CHARACTERISTICS FOR PIC16C71

#### **Absolute Maximum Ratings †**

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Voltage on RA4 with respect to Vss	0 to +14V
Total power dissipation (Note 1)	800 mW
Maximum current out of Vss pin	150 mA
Maximum current into VDD pin	100 mA
Input clamp current, Iik (VI < 0 or VI > VDD)	± 20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA	80 mA
Maximum current sourced by PORTA	50 mA
Maximum current sunk by PORTB	150 mA
Maximum current sourced by PORTB	100 mA

**Note 1:** Power dissipation is calculated as follows: Pdis = VDD x {IDD -  $\Sigma$  IOH} +  $\Sigma$  {(VDD-VOH) x IOH} +  $\Sigma$ (Vol x IOL)

Note 2: Voltage spikes below Vss at the  $\overline{MCLR}$  pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 $\Omega$  should be used when applying a "low" level to the  $\overline{MCLR}$  pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 15-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C71-04	PIC16C71-20	PIC16LC71-04	JW Devices
RC	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq:4 MHz max.	VDD: 4.5V to 5.5V IDD: 1.8 mA typ. at 5.5V IPD: 1.0 μA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 6.0V IDD: 1.4 mA typ. at 3.0V IPD: 0.6 μA typ. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq:4 MHz max.
хт	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 1.8 mA typ. at 5.5V IPD: 1.0 μA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 6.0V IDD: 1.4 mA typ. at 3.0V IPD: 0.6 μA typ. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 3.3 mA max. at 5.5V IPD: 14 μA max. at 4V Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.0 μA typ. at 4.5V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.0 μA typ. at 4.5V Freq: 20 MHz max.	Not recommended for use in HS mode	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.0 μA typ. at 4.5V Freq: 20 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 15 μA typ. at 32 kHz, 4.0V IPD: 0.6 μA typ. at 4.0V Freq: 200 kHz max.	Not recommended for use in LP mode	VDD: 3.0V to 6.0V IDD: 32 μA max. at 32 kHz, 3.0V IPD: 9 μA max. at 3.0V Freq: 200 kHz max.	VDD: 3.0V to 6.0V IDD: 32 μA max. at 32 kHz, 3.0V IPD: 9 μA max. at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

### PIC16C71X

### Applicable Devices 710 71 711 715

15.1 DC Characteristics: PIC16C71-04 (Commercial, Industrial) PIC16C71-20 (Commercial, Industrial)

DC CH		Standard Operating Conditions (unless otherwise stated)  Operating temperature $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ (commercial) $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ (industrial)					
Param No.	Characteristic	Sym	Min	Typ†	Max	Units	Conditions
D001 D001A	Supply Voltage	VDD	4.0 4.5		6.0 5.5	V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D010	Supply Current (Note 2)	IDD	-	1.8	3.3	mA	XT, RC osc configuration FOSC = 4 MHz, VDD = 5.5V (Note 4)
D013			1	13.5	30	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V
D020 D021 D021A	Power-down Current (Note 3)	IPD	- - -	7 1.0 1.0	28 14 16	μΑ μΑ μΑ	VDD = 4.0V, WDT enabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -0°C to +70°C VDD = 4.0V, WDT disabled, -40°C to +85°C

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - MCLR = VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

#### 15.2 DC Characteristics: PIC16LC71-04 (Commercial, Industrial)

DC CHA	RACTERISTICS		Standard Operating Conditions (unless otherwise stated)  OOperating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial)				
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	VDD	3.0	-	6.0	V	XT, RC, and LP osc configuration
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D010	Supply Current (Note 2)	IDD	-	1.4	2.5	mA	XT, RC osc configuration FOSC = 4 MHz, VDD = 3.0V (Note 4)
D010A			-	15	32	μΑ	LP osc configuration FOSC = 32 kHz, VDD = 3.0V, WDT disabled
D020 D021 D021A	Power-down Current (Note 3)	IPD	- - -	5 0.6 0.6	20 9 12	μΑ μΑ μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, 0°C to +70°C VDD = 3.0V, WDT disabled, -40°C to +85°C

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - MCLR = VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

### PIC16C71X

Applicable Devices 710 71 711 715

15.3 DC Characteristics: PIC16C71-04 (Commercial, Industrial)

PIC16C71-20 (Commercial, Industrial) PIC16LC71-04 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

OOperating temperature  $0^{\circ}C$   $\leq TA \leq +70^{\circ}C$  (commercial)

**DC CHARACTERISTICS**  $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C} \text{ (industrial)}$ 

Operating voltage  $\ensuremath{\text{VDD}}$  range as described in DC spec Section 15.1

and Section 15.2.

Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				†			
	Input Low Voltage						
	I/O ports	VIL					
D030	with TTL buffer		Vss	-	0.15V	V	For entire VDD range
D031	with Schmitt Trigger buffer		Vss	-	0.8V	V	4.5 ≤ VDD ≤ 5.5V
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2Vdd	V	
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3VDD	V	Note1
	Input High Voltage						
	I/O ports (Note 4)	VIH		-			
D040	with TTL buffer		2.0	-	Vdd	V	4.5 ≤ VDD ≤ 5.5V
D040A			0.25VDD + 0.8V	-	VDD		For entire VDD range
D041	with Schmitt Trigger buffer		0.85VDD	-	Vdd		For entire VDD range
D042	MCLR, RB0/INT		0.85VDD	-	Vdd	V	
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1
D043	OSC1 (in RC mode)		0.9VDD	-	Vdd	V	
D070	PORTB weak pull-up current	IPURB	50	250	†400	μΑ	VDD = 5V, VPIN = VSS
	Input Leakage Current (Notes 2, 3)						
D060	I/O ports	lı∟	-	-	±1	•	Vss ≤ VPIN ≤ VDD, Pin at hi- impedance
D061	MCLR, RA4/T0CKI		-	-	±5	μΑ	Vss ≤ Vpin ≤ Vdd
D063	OSC1		-	-	±5	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP osc configuration
	Output Low Voltage						-
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5mA, VDD = 4.5V, -40°C to +85°C
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6mA, VDD = 4.5V, -40°C to +85°C
	Output High Voltage						
D090	I/O ports (Note 3)	Vон	VDD - 0.7	-	-	V	IOH = -3.0mA, VDD = 4.5V, -40°C to +85°C
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	-	-	V	IOH = -1.3mA, VDD = 4.5V, -40°C to +85°C
D130*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.
- 4: PIC16C71 Rev. "Ax" INT pin has a TTL input buffer. PIC16C71 Rev. "Bx" INT pin has a Schmitt Trigger input buffer.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C71 be driven with external clock in RC mode.

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)  OOperating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial)  Operating voltage VDD range as described in DC spec Section 15.1 and Section 15.2.					
Param No.	Characteristic	Sym	Min	Typ †	Max	Units	Conditions
D100	Capacitive Loading Specs on Output Pins OSC2 pin All I/O pins and OSC2 (in RC mode)	Cosc2			15 50		In XT, HS and LP modes when external clock is used to drive OSC1.

- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C71 be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as current sourced by the pin.
  - 4: PIC16C71 Rev. "Ax" INT pin has a TTL input buffer. PIC16C71 Rev. "Bx" INT pin has a Schmitt Trigger input buffer.

## **PIC16C71X**

Applicable Devices 710 71 711 715

#### 15.4 **Timing Parameter Symbology**

The timing parameter symbols have been created following one of the following formats:

- 1. TppS2ppS
- 2. TppS


Т			
F	Frequency	T	Time
Lowercas	e letters (pp) and their meanings:		

рр			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	$\overline{RD}$ or $\overline{WR}$
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	t0	T0CKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR

Uppercase letters and their meanings:

S	3			
	F	Fall	Р	Period
	Н	High	R	Rise
	1	Invalid (Hi-impedance)	V	Valid
	L	Low	Z	Hi-impedance

#### FIGURE 15-1: LOAD CONDITIONS



#### 15.5 <u>Timing Diagrams and Specifications</u>

#### FIGURE 15-2: EXTERNAL CLOCK TIMING




TABLE 15-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	4	MHz	XT osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			1	_	4	MHz	HS osc mode
			1	_	20	MHz	HS osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT osc mode
		(Note 1)	250	_	_	ns	HS osc mode (-04)
			50	_	_	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	1,000	ns	HS osc mode (-04)
			50	_	1,000	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	1.0	Tcy	DC	μs	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High or	50	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μs	LP oscillator
			10	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	25	_	_	ns	XT oscillator
	TosF	Fall Time	50	_	_	ns	LP oscillator
			15	_	_	ns	HS oscillator

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC16C71.

FIGURE 15-3: CLKOUT AND I/O TIMING




TABLE 15-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓		_	15	30	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		_	15	30	ns	Note 1
12*	TckR	CLKOUT rise time		_	5	15	ns	Note 1
13*	TckF	CLKOUT fall time		_	5	15	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid	d	_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOL	JT ↑	0.25Tcy + 25	_	_	ns	Note 1
16*	TckH2ioI	Port in hold after CLKOUT ↑		0	_	_	ns	Note 1
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		_	_	80 - 100	ns	
18*	TosH2iol	OSC1↑ (Q2 cycle) to	PIC16 <b>C</b> 71	100		_	ns	
		Port input invalid (I/O in hold time)	PIC16 <b>LC</b> 71	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC1 <sup>↑</sup> (I/O in setup time)		0		_	ns	
20*	TioR	Port output rise time	PIC16 <b>C</b> 71	_	10	25	ns	
			PIC16 <b>LC</b> 71	_	_	60	ns	
21*	TioF	Port output fall time	PIC16 <b>C</b> 71	_	10	25	ns	
			PIC16 <b>LC</b> 71	_	_	60	ns	
22††*	Tinp	INT pin high or low time		20	_	_	ns	
23††*	Trbp	RB7:RB4 change INT high or low time		20		_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup>Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>††</sup> These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

FIGURE 15-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING





TABLE 15-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	200	_	_	ns	VDD = 5V, -40°C to +85°C
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	$VDD = 5V$ , $-40^{\circ}C$ to $+85^{\circ}C$
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	_	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	28*	72	132*	ms	VDD = 5V, -40°C to +85°C
34	Tıoz	I/O High Impedance from MCLR Low	_	_	100	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 15-5: TIMERO EXTERNAL CLOCK TIMINGS



#### TABLE 15-5: TIMERO EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions	
40*	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20				Must also meet	
			With Prescaler	10	_		ns	parameter 42	
41*	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet parameter 42	
			With Prescaler	10	_	_	ns		
42*	Tt0P	T0CKI Period	No Prescaler	Tcy + 40	_	_	ns	N = prescale value (2, 4,, 256)	
			With Prescaler	Greater of: 20 ns or TCY + 40 N					

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### TABLE 15-6: A/D CONVERTER CHARACTERISTICS

Param No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
A01	NR	Resolution		_	_	8 bits	bits	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A02	EABS	Absolute error	PIC16 <b>C</b> 71	_	_	< ±1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
			PIC16 <b>LC</b> 71	_	_	< ±2	LSb	VREF = VDD = 3.0V (Note 3)
A03	EIL	Integral linearity error	PIC16 <b>C</b> 71	_	_	< ±1	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
			PIC16 <b>LC</b> 71	_	_	< ±2	LSb	VREF = VDD = 3.0V (Note 3)
A04	EDL	Differential linearity error	PIC16 <b>C</b> 71	_	_	< ±1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
			PIC16 <b>LC</b> 71	_	_	< ±2	LSb	VREF = VDD = 3.0V (Note 3)
A05	EFS	Full scale error	PIC16 <b>C</b> 71	_	_	< ±1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
			PIC16 <b>LC</b> 71	_	_	< ±2	LSb	VREF = VDD = 3.0V (Note 3)
A06	Eoff	Offset error	PIC16 <b>C</b> 71	_	_	< ±1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
			PIC16 <b>LC</b> 71	_	_	< ±2	LSb	VREF = VDD = 3.0V (Note 3)
A10	_	Monotonicity		_	guaranteed	_	_	VSS ≤ VAIN ≤ VREF
A20	VREF	Reference voltage		3.0V	_	VDD + 0.3	٧	
A25	VAIN	Analog input voltage		Vss - 0.3	_	VREF	٧	
A30	ZAIN	Recommended impedance voltage source	of analog	_	_	10.0	kΩ	
A40	IAD	A/D conversion current (VD	D)	_	180	_	μΑ	Average current consumption when A/D is on. (Note 1)
A50	IREF	VREF input current (Note 2)	PIC16 <b>C</b> 71	10	_	1000	μΑ	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD see Section 7.1. During A/D Conversion cycle
			PIC16 <b>LC</b> 71	_	_	1	mA μA	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD see Section 7.1. During A/D Conversion cycle

<sup>\*</sup> These parameters are characterized but not tested.


<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

<sup>2:</sup> VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.

<sup>3:</sup> These specifications apply if VREF = 3.0V and if VDD  $\geq$  3.0V. VAIN must be between VSS and VREF.

#### FIGURE 15-6: A/D CONVERSION TIMING



Note 1: If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

#### TABLE 15-7: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	PIC16 <b>C</b> 71	2.0	_	_	μs	Tosc based, VREF ≥ 3.0V
			PIC16 <b>LC</b> 71	2.0	_	_	μs	Tosc based, VREF full range
			PIC16 <b>C</b> 71	2.0	4.0	6.0	μs	A/D RC Mode
			PIC16 <b>LC</b> 71	3.0	6.0	9.0	μs	A/D RC Mode
131	TCNV	Conversion time (not including S/H time	e) (Note 1)	_	9.5	_	TAD	
132	TACQ	Acquisition time		Note 2	20	_	μs	
				5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 19.5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D clock start		_	Tosc/2§	_	_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.
135	Tswc	Switching from conver	$t \rightarrow \text{sample time}$	1.5§	_	_	TAD	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>§</sup> These specifications ensured by design.

Note 1: ADRES register may be read on the following TcY cycle.


<sup>2:</sup> See Section 7.1 for min conditions.

# 16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR PIC16C71

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

Note: The data presented in this section is a statistical summary of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution while 'max' or 'min' represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively where  $\sigma$  is standard deviation.

FIGURE 16-1: TYPICAL RC OSCILLATOR FREQUENCY vs.
TEMPERATURE



### FIGURE 16-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 16-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 16-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 16-5: TYPICAL IPD VS. VDD WATCHDOG TIMER DISABLED 25°C




TABLE 16-1: RC OSCILLATOR FREQUENCIES

Covet	Dovt	Avei	rage		
Cext	Rext	Fosc @ 5V, 25°C  4.52 MHz			
20 pF	4.7k	4.52 MHz	±17.35%		
	10k	2.47 MHz	±10.10%		
	100k	290.86 kHz	±11.90%		
100 pF	3.3k	1.92 MHz	±9.43%		
	4.7k	1.49 MHz	±9.83%		
	10k	788.77 kHz	±10.92%		
	100k	88.11 kHz	±16.03%		
300 pF	3.3k	726.89 kHz	±10.97%		
	4.7k	573.95 kHz	±10.14%		
	10k	307.31 kHz	±10.43%		
	100k	33.82 kHz	±11.24%		

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is  $\pm 3$  standard deviation from average value for VDD = 5V.

FIGURE 16-6: TYPICAL IPD VS. VDD
WATCHDOG TIMER ENABLED
25°C




FIGURE 16-7: MAXIMUM IPD VS. VDD WATCHDOG DISABLED





FIGURE 16-8: MAXIMUM IPD VS. VDD **WATCHDOG ENABLED** 



IPD, with Watchdog Timer enabled, has two components: The leakage current which increases with higher temperature and the operating current of the Watchdog Timer logic which increases with lower temperature. At -40°C, the latter dominates explaining the apparently anomalous behavior.

FIGURE 16-9: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs. VDD




FIGURE 16-10: VIH, VIL OF MCLR, TOCKI AND OSC1 (IN RC MODE) VS. VDD




FIGURE 16-11: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) VS. VDD




FIGURE 16-12: TYPICAL IDD Vs. FREQ (EXT CLOCK, 25°C)




FIGURE 16-13: MAXIMUM, IDD vs. FREQ (EXT CLOCK, -40° TO +85°C)




FIGURE 16-14: MAXIMUM IDD VS. FREQ WITH A/D OFF (EXT CLOCK, -55° TO +125°C)




FIGURE 16-15: WDT TIMER TIME-OUT PERIOD vs. VDD




FIGURE 16-16: TRANSCONDUCTANCE (gm)
OF HS OSCILLATOR vs. VDD




FIGURE 16-17: TRANSCONDUCTANCE (gm) OF LP OSCILLATOR vs. VDD




FIGURE 16-18: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD




FIGURE 16-19: IOH VS. VOH, VDD = 3V




FIGURE 16-20: IOH VS. VOH, VDD = 5V




FIGURE 16-21: IOL VS. VOL, VDD = 3V






FIGURE 16-22: IOL VS. VOL, VDD = 5V




#### 17.0 PACKAGING INFORMATION

#### 17.1 18-Lead Ceramic CERDIP Dual In-line with Window (300 mil) (JW)




Package Group: Ceramic CERDIP Dual In-Line (CDP)						
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	10°		0°	10°	
Α	_	5.080		_	0.200	
A1	0.381	1.7780		0.015	0.070	
A2	3.810	4.699		0.150	0.185	
A3	3.810	4.445		0.150	0.175	
В	0.355	0.585		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
С	0.203	0.381	Typical	0.008	0.015	Typical
D	22.352	23.622		0.880	0.930	
D1	20.320	20.320	Reference	0.800	0.800	Reference
E	7.620	8.382		0.300	0.330	
E1	5.588	7.874		0.220	0.310	
e1	2.540	2.540	Reference	0.100	0.100	Reference
eA	7.366	8.128	Typical	0.290	0.320	Typical
eВ	7.620	10.160		0.300	0.400	
L	3.175	3.810		0.125	0.150	
N	18	18		18	18	
S	0.508	1.397		0.020	0.055	
S1	0.381	1.270		0.015	0.050	

#### 17.2 <u>18-Lead Plastic Dual In-line (300 mil) (P)</u>




	Package Group: Plastic Dual In-Line (PLA)						
		Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0°	10°		0°	10°		
Α	_	4.064		_	0.160		
A1	0.381	_		0.015	_		
A2	3.048	3.810		0.120	0.150		
В	0.355	0.559		0.014	0.022		
B1	1.524	1.524	Reference	0.060	0.060	Reference	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	22.479	23.495		0.885	0.925		
D1	20.320	20.320	Reference	0.800	0.800	Reference	
E	7.620	8.255		0.300	0.325		
E1	6.096	7.112		0.240	0.280		
e1	2.489	2.591	Typical	0.098	0.102	Typical	
eA	7.620	7.620	Reference	0.300	0.300	Reference	
eB	7.874	9.906		0.310	0.390		
L	3.048	3.556		0.120	0.140		
N	18	18		18	18		
S	0.889	_		0.035	_		
S1	0.127	_		0.005	_		

#### 17.3 18-Lead Plastic Surface Mount (SOIC - Wide, 300 mil Body)(SO)



	Package Group: Plastic SOIC (SO)						
		Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0°	8°		0°	8°		
Α	2.362	2.642		0.093	0.104		
A1	0.101	0.300		0.004	0.012		
В	0.355	0.483		0.014	0.019		
С	0.241	0.318		0.009	0.013		
D	11.353	11.735		0.447	0.462		
E	7.416	7.595		0.292	0.299		
е	1.270	1.270	Reference	0.050	0.050	Reference	
Н	10.007	10.643		0.394	0.419		
h	0.381	0.762		0.015	0.030		
L	0.406	1.143		0.016	0.045		
N	18	18		18	18		
CP	_	0.102		_	0.004		

#### 17.4 20-Lead Plastic Surface Mount (SSOP - 209 mil Body 5.30 mm) (SS)




	Package Group: Plastic SSOP							
		Millimeters			Inches			
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	8°		0°	8°			
А	1.730	1.990		0.068	0.078			
A1	0.050	0.210		0.002	0.008			
В	0.250	0.380		0.010	0.015			
С	0.130	0.220		0.005	0.009			
D	7.070	7.330		0.278	0.289			
Е	5.200	5.380		0.205	0.212			
е	0.650	0.650	Reference	0.026	0.026	Reference		
Н	7.650	7.900		0.301	0.311			
L	0.550	0.950		0.022	0.037			
N	20	20		20	20			
СР	-	0.102		-	0.004			

- Note 1: Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is 0.25m/m (0.010") per side. D1 and E1 dimensions including mold mismatch.
  - 2: Dimension "b" does not include Dambar protrusion, allowable Dambar protrusion shall be 0.08m/m (0.003")max.
  - 3: This outline conforms to JEDEC MS-026.

#### 17.5 Package Marking Information

#### 18-Lead PDIP



#### 18-Lead SOIC



#### 18-Lead CERDIP Windowed



#### 20-Lead SSOP



#### Example



#### Example



#### Example



#### Example

PIC16C710 20I/SS025 © \$9517SBP

Legend:	MMM XXX	Microchip part number information Customer specific information*
	AA	Year code (last 2 digits of calender year)
	BB	Week code (week of January 1 is week '01')
	С	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A. S = Tempe, Arizona, U.S.A.
	$D_1$	Mask revision number for microcontroller
	E	Assembly code of the plant or country of origin in which part was assembled.
Note:	line, it will	ent the full Microchip part number cannot be marked on one be carried over to the next line thus limiting the number of characters for customer specific information.

<sup>\*</sup> Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

**NOTES:** 

#### **APPENDIX A:**

The following are the list of modifications over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14-bits.
   This allows larger page sizes both in program memory (1K now as opposed to 512 before) and register file (68 bytes now versus 32 bytes before).
- A PC high latch register (PCLATH) is added to handle program memory paging. Bits PA2, PA1, PA0 are removed from STATUS register.
- 3. Data memory paging is redefined slightly. STATUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.
   Two instructions TRIS and OPTION are being phased out although they are kept for compatibility with PIC16C5X.
- OPTION and TRIS registers are made addressable.
- Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. Reset vector is changed to 0000h.
- Reset of all registers is revisited. Five different reset (and wake-up) types are recognized. Registers are reset differently.
- Wake up from SLEEP through interrupt is added.
- 11. Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt on change feature.
- 13. T0CKI pin is also a port pin (RA4) now.
- 14. FSR is made a full eight bit register.
- 15. "In-circuit serial programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, Vss, MCLR/VPP, RB6 (clock) and RB7 (data in/out).
- 16. PCON status register is added with a Power-on Reset status bit (POR).
- Code protection scheme is enhanced such that portions of the program memory can be protected, while the remainder is unprotected.
- 18. Brown-out protection circuitry has been added. Controlled by configuration word bit BODEN. Brown-out reset ensures the device is placed in a reset condition if VDD dips below a fixed setpoint.

#### APPENDIX B: COMPATIBILITY

To convert code written for PIC16C5X to PIC16CXX, the user should take the following steps:

- Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
- Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change reset vector to 0000h.

#### **APPENDIX C: WHAT'S NEW**

 Consolidated all pin compatible 18-pin A/D based devices into one data sheet.

#### **APPENDIX D: WHAT'S CHANGED**

- Minor changes, spelling and grammatical changes.
- 2. Low voltage operation on the PIC16LC710/711/715 has been reduced from 3.0V to 2.5V.
- 3. Part numbers of the PIC16C70 and PIC16C71A have changed to PIC16C710 and PIC16C711, respectively.

#### RB7:RB4 Port Pins ......28 INDEX Timer0 ......31 Timer0/WDT Prescaler ......34 Α Watchdog Timer ......65 A/D BODEN bit ......48 Accuracy/Error ......44 ADIF bit ......39 Brown-out Reset (BOR) .....53 Analog Input Model Block Diagram ......40 Analog-to-Digital Converter ......37 Configuring Analog Port Pins ......41 Configuring the Interrupt ......39 C16C71 47 Configuring the Module ......39 Carry bit ......7 Connection Considerations ......44 Conversion Clock .......41 CHS1 bit ......37 Conversion Time ......43 Clocking Scheme ......10 Conversions ......42 Code Examples Call of a Subroutine in Page 1 from Page 0 ......24 Delays ......40 Changing Prescaler (Timer0 to WDT) ......35 Effects of a Reset ......44 Changing Prescaler (WDT to Timer0) ......35 Equations ......40 Doing an A/D Conversion ......42 Faster Conversion - Lower Resolution Trade-off ...... 43 I/O Programming ......30 Flowchart of A/D Operation ......45 Indirect Addressing ......24 Initializing PORTA ......25 Internal Sampling Switch (Rss) Impedence ......40 Initializing PORTB ......27 Minimum Charging Time ......40 Saving STATUS and W Registers in RAM ......64 Operation During Sleep ......44 Sampling Requirements ......40 Computed GOTO ......23 Source Impedence ......40 Configuration Bits ......47 Time Delays ......40 Transfer Function .......45 CP1 bit ......48 Absolute Maximum Ratings ......89, 111, 135 **AC Characteristics** PIC16C710 ......101 DC bit ......17 PIC16C711 ......101 DC Characteristics ...... 147 ADCON0 Register ......37 PIC16C710 ...... 90, 101 ADCON1 ......37 PIC16C711 ...... 90, 101 ADCON1 Register ......14, 37 PIC16C715 ...... 113, 125 ADCS0 bit ......37 Development Tools ......85 Diagrams - See Block Diagrams ADIF bit ......21, 37 Digit Carry bit ......7 Direct Addressing ......24 ADRES Register ...... 15, 37, 39 Ε ALU ......7 Application Notes **Electrical Characteristics** AN552 ......27 PIC16C710 ......89 PIC16C711 ......89 AN607, Power-up Trouble Shooting ......53 PIC16C715 ...... 111 External Brown-out Protection Circuit ......60 Architecture Harvard ......7 External Power-on Reset Circuit ......60 Overview 7 F von Neumann ......7 Family of Devices MPASM Assembler ......86 PIC16C71X ......4 В **Block Diagrams** FSR Register ...... 15, 16, 24 Analog Input Model ......40 Fuzzy Logic Dev. System (fuzzyTECH®-MP) ......87 PIC16C71X ......8 RA4/T0CKI Pin ......25 RB3:RB0 Port Pins ......27 GO/DONE bit ......37

I	TMR0 Overflow61
I/O Ports	INTF bit19
PORTA	IRP bit17
PORTB	1/
	K
Section	KeeLoq® Evaluation and Programming Tools87
I/O Programming Considerations	
ICEPIC Low-Cost PIC16CXXX In-Circuit Emulator85	L
In-Circuit Serial Programming47, 67	Loading of PC23
INDF Register14, 16, 24	LP54
Indirect Addressing24	
Instruction Cycle10	M
Instruction Flow/Pipelining10	MCLR52, 56
Instruction Format69	Memory
Instruction Set	Data Memory12
ADDLW71	Program Memory11
ADDWF71	
ANDLW71	Register File Maps PIC16C7112
ANDWF71	
BCF72	PIC16C710
BSF	PIC16C711
BTFSC72	PIC16C71513
BTFSS73	MP-DriveWay™ - Application Code Generator 87
	MPEEN bit
CALL	MPLAB™ C87
CLRF74	MPLAB™ Integrated Development Environment
CLRW74	Software 86
CLRWDT74	
COMF75	0
DECF75	OPCODE69
DECFSZ75	OPTION Register18
GOTO76	Orthogonal
INCF76	OSC selection
INCFSZ77	Oscillator
IORLW77	HS49, 54
IORWF78	LP49, 54
MOVF78	RC
MOVLW78	
MOVWF	XT
NOP79	Oscillator Configurations
OPTION 79	Oscillator Start-up Timer (OST)53
	Р
RETFIE79	-
RETLW80	Packaging
RETURN80	18-Lead CERDIP w/Window155
RLF81	18-Lead PDIP156
RRF81	18-Lead SOIC157
SLEEP82	20-Lead SSOP158
SUBLW82	Paging, Program Memory23
SUBWF83	PCL Register 14, 15, 16, 23
SWAPF83	PCLATH 57, 58
TRIS83	PCLATH Register 14, 15, 16, 23
XORLW84	PCON Register
XORWF84	PD bit
Section	PER bit
Summary Table70	PIC16C71
INT Interrupt	AC Characteristics
INTCON Register	PICDEM-1 Low-Cost PIC16/17 Demo Board
INTE bit 19	
	PICDEM-2 Low-Cost PIC16CXX Demo Board
INTEDG bit	PICDEM-3 Low-Cost PIC16CXXX Demo Board86
Internal Sampling Switch (Rss) Impedence40	PICMASTER® In-Circuit Emulator
Interrupts	PICSTART® Plus Entry Level Development System 85
A/D61	PIE1 Register
External61	Pin Functions
PORTB Change61	MCLR/VPP9
PortB Change63	OSC1/CLKIN9
RB7:RB4 Port Change27	OSC2/CLKOUT9
Section61	RA0/AN0
TMR063	RA1/AN19

RA2/AN2	9	PIC16C711	13
RA3/AN3/VREF	9	PIC16C715	13
RA4/T0CKI	9	Reset Conditions	56
RB0/INT	9	Summary 1-	
RB1	9	Reset4	
RB2		Reset Conditions for Special Registers	
RB3		RP0 bit	
RB4		RP1 bit	,
RB5		NET UIL	17
		S	
RB6		CEEVAL® Evaluation and Dragramming Custom	07
RB7		SEEVAL® Evaluation and Programming System	01
VDD	_	Services	_
Vss	9	One-Time-Programmable (OTP) Devices	
Pinout Descriptions		Quick-Turnaround-Production (QTP) Devices	5
PIC16C71	9	Serialized Quick-Turnaround Production (SQTP)	
PIC16C710	9	Devices	5
PIC16C711	9	SLEEP 4	7, 52
PIC16C715	9	Software Simulator (MPLAB™ SIM)	87
PIR1 Register	21	Special Features of the CPU	47
POP		Special Function Registers	
POR		PIC16C71	14
Oscillator Start-up Timer (OST)		PIC16C710	
Power Control Register (PCON)		PIC16C711	
<u> </u>		Special Function Registers, Section	
Power-on Reset (POR)47, 53			
Power-up Timer (PWRT)		Stack	
Time-out Sequence		Overflows	
Time-out Sequence on Power-up		Underflow	
TO	52, 55	STATUS Register	17
POR bit	22, 54	Т	
Port RB Interrupt	63	1	
PORTA	57, 58	T0CS bit	18
PORTA Register14	4. 15. 25	T0IE bit	19
PORTB		T0IF bit	19
PORTB Register14		TAD	41
Power-down Mode (SLEEP)		Timer0	
Prescaler, Switching Between Timer0 and WDT	00	RTCC 5	7. 58
PRO MATE® II Universal Programmer		Timers	.,
		Timer0	
Program Branches	/	Block Diagram	21
Program Memory		External Clock	
Paging	23		
Program Memory Maps		External Clock Timing	
PIC16C71		Increment Delay	
PIC16C710	11	Interrupt	
PIC16C711	11	Interrupt Timing	
PIC16C715	11	Prescaler	
Program Verification		Prescaler Block Diagram	34
PS0 bit		Section	31
PS1 bit		Switching Prescaler Assignment	35
PS2 bit		Synchronization	
		T0CKI	
PSA bit		TOIF	
PUSH	23	Timing	
PWRT			
Power-up Timer (PWRT)		TMR0 Interrupt	63
PWRTE bit	47, 48	Timing Diagrams	
В		A/D Conversion 100, 124	
R		Brown-out Reset5	3, 97
RBIE bit	19	CLKOUT and I/O96, 119	, 142
RBIF bit19	9, 27, 63	External Clock Timing 95, 118	, 141
RBPU bit		Power-up Timer97	
RC		Reset97	
RC Oscillator		Start-up Timer97	
Read-Modify-Write		Time-out Sequence	
· ·		Timer0	
Register File	12		
Registers		Timer0 Interrupt Timing	
Maps		Timer0 with External Clock	
PIC16C71		Wake-up from SLEEP through Interrupt	
PIC16C710	12	Watchdog Timer97	, 143

TO bit	
TRISA Register	
TRISB Register	
Two's Complement	
U	
Upward Compatibility	3
UV Erasable Devices	
W	
W Register	
ALU	
Wake-up from SLEEP	
Watchdog Timer (WDT)	47, 52, 56, 65
WDT	56
Block Diagram	65
Programming Considerations	65
Timeout	57, 58
WDT Period	
WDTE bit	
Z	
Z bit	17
Zero bit	7

#### **LIST OF EXAMPLES**

Example 3-1: Example 4-1:	Instruction Pipeline FlowCall of a Subroutine in Page 1 from	. 10
	Page 0	. 24
Example 4-2:	Indirect Addressing	
Example 5-1:	Initializing PORTA	
Example 5-2:	Initializing PORTB	
Example 5-3:	Read-Modify-Write Instructions on an I/O Port	
Example 6-1:	Changing Prescaler (Timer0→WDT)	
Example 6-2:	Changing Prescaler (WDT→Timer0)	
Equation 7-1:	A/D Minimum Charging Time	
Example 7-1:	Calculating the Minimum Required	
•	Aquisition Time	. 40
Example 7-2:	A/D Conversion	. 42
Example 7-3:	4-bit vs. 8-bit Conversion Times	. 43
Example 8-1:	Saving STATUS and W Registers	
	in RAM	. 64
LIST OF F	FIGURES	
Figure 3-1:	PIC16C71X Block Diagram	8
Figure 3-2:	Clock/Instruction Cycle	. 10
Figure 4-1:	PIC16C710 Program Memory Map	
	and Stack	. 11
Figure 4-2:	PIC16C71/711 Program Memory Map	
	and Stack	. 11
Figure 4-3:	PIC16C715 Program Memory Map	
<b>-</b> : 4.4	and Stack	
Figure 4-4:	PIC16C710/71 Register File Map	
Figure 4-5:	PIC16C711 Register File Map	
Figure 4-6:	PIC16C715 Register File Map	
Figure 4-7:	Status Register (Address 03h, 83h)	
Figure 4-8: Figure 4-9:	OPTION Register (Address 81h, 181h)	
Figure 4-9. Figure 4-10:	INTCON Register (Address 0Bh, 8Bh) PIE1 Register (Address 8Ch)	
Figure 4-11:	PIR1 Register (Address 0Ch)	
Figure 4-12:	PCON Register (Address 8Eh),	. 2 1
1 iguio + 12.	PIC16C710/711	. 22
Figure 4-13:	PCON Register (Address 8Eh),	
Ü	PIC16C715	. 22
Figure 4-14:	Loading of PC In Different Situations	
Figure 4-15:	Direct/Indirect Addressing	
Figure 5-1:	Block Diagram of RA3:RA0 Pins	. 25
Figure 5-2:	Block Diagram of RA4/T0CKI Pin	
Figure 5-3:	Block Diagram of RB3:RB0 Pins	. 27
Figure 5-4:	Block Diagram of RB7:RB4 Pins	
	(PIC16C71)	. 28
Figure 5-5:	Block Diagram of RB7:RB4 Pins	
	(PIC16C710/711/715)	
Figure 5-6:	Successive I/O Operation	
Figure 6-1:	Timer0 Block Diagram	. 31
Figure 6-2:	Timer0 Timing: Internal Clock/	21
Figure 6.2.	No Prescale	. 31
Figure 6-3:	Timer0 Timing: Internal Clock/	20
Figure 6-4:	Prescale 1:2 Timer0 Interrupt Timing	
Figure 6-4:	Timer0 Timing with External Clock	
Figure 6-6:	Block Diagram of the Timer0/	. 00
ga. 0 0 .	WDT Prescaler	. 34
Figure 7-1:	ADCON0 Register (Address 08h),	٠,
J	PIC16C710/71/711	. 37
Figure 7-2:	ADCON0 Register (Address 1Fh),	
-	PIC16C715	. 38

Figure 7-3:	ADCON1 Register, PIC16C710/71/711 (Address 88h),	Figure 12-9:	Maximum IPD vs. VDD Brown-out Detection (85°C to -40°C, RC Mode)	
	PIC16C715 (Address 9Fh)38	Figure 12-10:	Typical IPD vs. Timer1 Enabled	
Figure 7-4:	A/D Block Diagram39	· ·	(32 kHz, RC0/RC1 = 33 pF/33 pF,	
Figure 7-5:	Analog Input Model40		RC Mode)	103
Figure 7-6:	A/D Transfer Function45	Figure 12-11:	Maximum IPD vs. Timer1 Enabled	
Figure 7-7:	Flowchart of A/D Operation45	ga. 0	(32 kHz, RC0/RC1 = 33 pF/33 pF,	
Figure 8-1:	Configuration Word for PIC16C7147		85°C to -40°C, RC Mode)	103
Figure 8-2:	Configuration Word, PIC16C710/711 48	Figure 12-12:	Typical IDD vs. Frequency	100
-		Figure 12-12.		104
Figure 8-3:	Configuration Word, PIC16C715	Figure 40.40.	(RC Mode @ 22 pF, 25°C)	104
Figure 8-4:	Crystal/Ceramic Resonator Operation	Figure 12-13:	Maximum IDD vs. Frequency	404
	(HS, XT or LP OSC Configuration) 49	=	(RC Mode @ 22 pF, -40°C to 85°C)	104
Figure 8-5:	External Clock Input Operation	Figure 12-14:	Typical IDD vs. Frequency	
	(HS, XT or LP OSC Configuration) 49		(RC Mode @ 100 pF, 25°C)	105
Figure 8-6:	External Parallel Resonant Crystal	Figure 12-15:	Maximum IDD vs. Frequency	
	Oscillator Circuit51		(RC Mode @ 100 pF, -40°C to 85°C)	105
Figure 8-7:	External Series Resonant Crystal	Figure 12-16:	Typical IDD vs. Frequency	
	Oscillator Circuit51		(RC Mode @ 300 pF, 25°C)	106
Figure 8-8:	RC Oscillator Mode51	Figure 12-17:	Maximum IDD vs. Frequency	
Figure 8-9:	Simplified Block Diagram of On-chip	•	(RC Mode @ 300 pF, -40°C to 85°C)	106
J	Reset Circuit52	Figure 12-18:	Typical IDD vs. Capacitance	
Figure 8-10:	Brown-out Situations53	9	@ 500 kHz (RC Mode)	107
Figure 8-11:	Time-out Sequence on Power-up	Figure 12-19:	Transconductance(gm) of	
rigaro o TT.	(MCLR not Tied to VDD): Case 159	1 iguio 12 10.	HS Oscillator vs. VDD	107
Figure 8-12:	Time-out Sequence on Power-up	Figure 12-20:		101
rigule 0-12.	·	Figure 12-20.	Transconductance(gm) of	107
F: 0 40.	(MCLR Not Tied To VDD): Case 2	Figure 40 04.	LP Oscillator vs. VDD	107
Figure 8-13:	Time-out Sequence on Power-up	Figure 12-21:	Transconductance(gm) of	407
	(MCLR Tied to VDD)59	=:	XT Oscillator vs. VDD	107
Figure 8-14:	External Power-on Reset Circuit	Figure 12-22:	Typical XTAL Startup Time vs.	
	(for Slow VDD Power-up)60		VDD (LP Mode, 25°C)	108
Figure 8-15:	External Brown-out Protection Circuit 1 60	Figure 12-23:	Typical XTAL Startup Time vs.	
Figure 8-16:	External Brown-out Protection Circuit 2 60		VDD (HS Mode, 25°C)	108
Figure 8-17:	Interrupt Logic, PIC16C710, 71, 711 62	Figure 12-24:	Typical XTAL Startup Time vs.	
Figure 8-18:	Interrupt Logic, PIC16C71562		VDD (XT Mode, 25°C)	108
Figure 8-19:	INT Pin Interrupt Timing63	Figure 12-25:	Typical IDD vs. Frequency	
Figure 8-20:	Watchdog Timer Block Diagram 65	· ·	(LP Mode, 25°C)	109
Figure 8-21:	Summary of Watchdog Timer Registers 65	Figure 12-26:	Maximum IDD vs. Frequency	
Figure 8-22:	Wake-up from Sleep Through Interrupt 67	9	(LP Mode, 85°C to -40°C)	109
Figure 8-23:	Typical In-Circuit Serial Programming	Figure 12-27:	Typical IDD vs. Frequency	
1 1gui 0 0 20.	Connection	1 iguio 12 27.	(XT Mode, 25°C)	100
Figure 9-1:	General Format for Instructions	Figure 12-28:	Maximum IDD vs. Frequency	100
Figure 11-1:		1 igule 12-20.	(XT Mode, -40°C to 85°C)	100
	Load Conditions	Figure 12 20.		109
Figure 11-2:	External Clock Timing	Figure 12-29:	Typical IDD vs. Frequency	440
Figure 11-3:	CLKOUT and I/O Timing96	=	(HS Mode, 25°C)	
Figure 11-4:	Reset, Watchdog Timer, Oscillator	Figure 12-30:	Maximum IDD vs. Frequency	
	Start-up Timer and Power-up Timer		(HS Mode, -40°C to 85°C)	
	Timing97	Figure 13-1:	Load Conditions	
Figure 11-5:	Brown-out Reset Timing97	Figure 13-2:	External Clock Timing	
Figure 11-6:	Timer0 External Clock Timings 98	Figure 13-3:	CLKOUT and I/O Timing	119
Figure 11-7:	A/D Conversion Timing 100	Figure 13-4:	Reset, Watchdog Timer, Oscillator	
Figure 12-1:	Typical IPD vs. VDD		Start-Up Timer, and Power-Up Timer	
•	(WDT Disabled, RC Mode)101		Timing	120
Figure 12-2:	Maximum IPD vs. VDD	Figure 13-5:	Brown-out Reset Timing	
	(WDT Disabled, RC Mode)101	Figure 13-6:	Timer0 Clock Timings	
Figure 12-3:	Typical IPD vs. VDD @ 25°C	Figure 13-7:	A/D Conversion Timing	
ga.o .2 o.	(WDT Enabled, RC Mode) 102	Figure 14-1:	Typical IPD vs. VDD	
Figure 12-4:	Maximum IPD vs. VDD	riguic 14-1.	(WDT Disabled, RC Mode)	125
rigule 12-4.		Figure 14 2:		123
T: 40 F.	(WDT Enabled, RC Mode)	Figure 14-2:	Maximum IPD vs. VDD	405
Figure 12-5:	Typical RC Oscillator Frequency	E: 44.0	(WDT Disabled, RC Mode)	125
F' 16 5	vs. VDD	Figure 14-3:	Typical IPD vs. VDD @ 25°C	
Figure 12-6:	Typical RC Oscillator Frequency		(WDT Enabled, RC Mode)	126
	vs. VDD102	Figure 14-4:	Maximum IPD vs. VDD	
Figure 12-7:	Typical RC Oscillator Frequency		(WDT Enabled, RC Mode)	126
	vs. VDD102	Figure 14-5:	Typical RC Oscillator Frequency vs.	
Figure 12-8:	Typical IPD vs. VDD Brown-out Detect		VDD	126
	Fnabled (RC Mode) 103			

Figure 14-6:	Typical RC Oscillator Frequency vs.	. 126	Figure 16-4:	Typical RC Oscillator Frequency vs.	. 148
Figure 14-7:	Typical RC Oscillator Frequency vs.		Figure 16-5:	Typical Ipd vs. VDD Watchdog Timer Disabled 25°C	
Figure 14-8:	Typical IPD vs. VDD Brown-out Detect Enabled (RC Mode)		Figure 16-6:	Typical Ipd vs. VDD Watchdog Timer Enabled 25°C	
Figure 14-9:	Maximum IPD vs. VDD Brown-out Detect		Figure 16-7:	Maximum Ipd vs. VDD Watchdog Disabled	
Figure 14-10:	(85°C to -40°C, RC Mode) Typical IPD vs. Timer1 Enabled (32 kHz,		Figure 16-8:	Maximum Ipd vs. VDD Watchdog Enabled	
	RC0/RC1 = 33 pF/33 pF, RC Mode)	. 127	Figure 16-9:	Vth (Input Threshold Voltage) of	
Figure 14-11:	Maximum IPD vs. Timer1 Enabled			I/O Pins vs. VDD	. 149
	(32 kHz, RC0/RC1 = 33 pF/33 pF,	407	Figure 16-10:	VIH, VIL of MCLR, TOCKI and OSC1	450
Figure 14 10.	85°C to -40°C, RC Mode)	. 127	Figure 16 11.	(in RC Mode) vs. VDD	. 150
Figure 14-12:	Typical IDD vs. Frequency (RC Mode @ 22 pF, 25°C)	128	Figure 16-11:	VTH (Input Threshold Voltage) of OSC1 Input (in XT, HS, and	
Figure 14-13:	Maximum IDD vs. Frequency	. 120		LP Modes) vs. VDD	150
riguic 14 15.	(RC Mode @ 22 pF, -40°C to 85°C)	128	Figure 16-12:	Typical IDD vs. Freq (Ext Clock, 25°C)	
Figure 14-14:	Typical IDD vs. Frequency	. 120	Figure 16-13:	Maximum, IDD vs. Freq (Ext Clock,	. 101
rigalo i i i i.	(RC Mode @ 100 pF, 25°C)	129	rigulo to to.	-40° to +85°C)	. 151
Figure 14-15:	Maximum IDD vs. Frequency	0	Figure 16-14:	Maximum IDD vs. Freq with A/D Off	
	(RC Mode @ 100 pF, -40°C to 85°C)	. 129		(Ext Clock, -55° to +125°C)	. 152
Figure 14-16:	Typical IDD vs. Frequency		Figure 16-15:	WDT Timer Time-out Period vs. VDD	
· ·	(RC Mode @ 300 pF, 25°C)	. 130	Figure 16-16:	Transconductance (gm) of	
Figure 14-17:	Maximum IDD vs. Frequency		•	HS Oscillator vs. VDD	. 152
	(RC Mode @ 300 pF, -40°C to 85°C)	. 130	Figure 16-17:	Transconductance (gm) of	
Figure 14-18:	Typical IDD vs. Capacitance @ 500 kHz			LP Oscillator vs. VDD	. 153
	(RC Mode)	131	Figure 16-18:	Transconductance (gm) of	
Figure 14-19:	Transconductance(gm) of			XT Oscillator vs. VDD	. 153
	HS Oscillator vs. VDD	. 131	Figure 16-19:	IOH vs. VOH, VDD = 3V	
Figure 14-20:	Transconductance(gm) of		Figure 16-20:	IOH vs. VOH, VDD = 5V	
	LP Oscillator vs. VDD	. 131	Figure 16-21:	IOL vs. VOL, VDD = 3V	
Figure 14-21:	Transconductance(gm) of	404	Figure 16-22:	IOL vs. VOL, VDD = 5V	. 154
Fig 4.4.00	XT Oscillator vs. VDD	. 131			
Figure 14-22:	Typical XTAL Startup Time vs.	100			
Figure 14-23:	VDD (LP Mode, 25°C)	. 132			
1 igule 14-25.	VDD (HS Mode, 25°C)	132			
Figure 14-24:	Typical XTAL Startup Time vs.	. 102			
ga.o	VDD (XT Mode, 25°C)	. 132			
Figure 14-25:	Typical IDD vs. Frequency				
3	(LP Mode, 25°C)	. 133			
Figure 14-26:	Maximum IDD vs. Frequency				
· ·	(LP Mode, 85°C to -40°C)	. 133			
Figure 14-27:	Typical IDD vs. Frequency				
	(XT Mode, 25°C)	. 133			
Figure 14-28:	Maximum IDD vs. Frequency				
	(XT Mode, -40°C to 85°C)	. 133			
Figure 14-29:	Typical IDD vs. Frequency				
	(HS Mode, 25°C)	. 134			
Figure 14-30:	Maximum IDD vs. Frequency				
E: 45.4	(HS Mode, -40°C to 85°C)				
Figure 15-1:	Load Conditions				
Figure 15-2:	External Clock Timing				
Figure 15-3: Figure 15-4:	CLKOUT and I/O Timing Reset, Watchdog Timer, Oscillator	. 142			
rigule 15-4.	Start-up Timer and Power-up Timer				
	Timing	143			
Figure 15-5:	Timer0 External Clock Timings				
Figure 15-6:	A/D Conversion Timing				
Figure 16-1:	Typical RC Oscillator Frequency vs.				
J	Temperature	. 147			
Figure 16-2:	Typical RC Oscillator Frequency vs.				
-	VDD	. 147			
Figure 16-3:	Typical RC Oscillator Frequency vs.				
	VDD	. 147			

LIST OF	IABLES		Table 11-6:	A/D Converter Characteristics: PIC16C710/711-04
Table 1-1:	PIC16C71X Family of Devices	4		(Commercial, Industrial, Extended)
Table 3-1:	PIC16C710/71/711/715 Pinout			PIC16C710/711-10
Table 5-1.	Description	a		(Commercial, Industrial, Extended)
Table 4-1:	PIC16C710/71/711 Special Function			PIC16C710/711-20
Table 4 1.	Register Summary	14		(Commercial, Industrial, Extended)
Table 4-2:	PIC16C715 Special Function Register	14		PIC16LC710/711-04
1 abie 4-2.	Summary	15		(Commercial, Industrial, Extended)99
Table 5-1:	PORTA Functions		Table 11-7:	A/D Conversion Requirements
Table 5-1.	Summary of Registers Associated with	20	Table 12-1:	RC Oscillator Frequencies
Table 5-2.	PORTA	26	Table 12-1:	Capacitor Selection for Crystal
Toblo 5 2:	PORTA		Table 12-2.	Oscillators108
Table 5-3:	Summary of Registers Associated with	20	Table 13-1:	Cross Reference of Device Specs for
Table 5-4:		20	Table 13-1.	Oscillator Configurations and
T-bl- C 4.	PORTB			Frequencies of Operation
Table 6-1:	Registers Associated with Timer0	35		(Commercial Devices) 112
Table 7-1:	TAD vs. Device Operating Frequencies,	4.4	Toble 12.0	
T-1-1- 7.0	PIC16C71	41	Table 13-2:	Clock Timing Requirements
Table 7-2:	TAD vs. Device Operating Frequencies,		Table 13-3:	CLKOUT and I/O Timing Requirements . 119
T-1-1- 7.0	PIC16C710/711, PIC16C715	41	Table 13-4:	Reset, Watchdog Timer, Oscillator
Table 7-3:	Registers/Bits Associated with A/D,			Start-up Timer, Power-up Timer,
	PIC16C710/71/711	46	T-1-1- 40 F	and Brown-out Reset Requirements 120
Table 7-4:	Registers/Bits Associated with A/D,		Table 13-5:	Timer0 Clock Requirements
	PIC16C715		Table 13-6:	A/D Converter Characteristics:
Table 8-1:	Ceramic Resonators, PIC16C71	49		PIC16C715-04
Table 8-2:	Capacitor Selection For Crystal			(Commercial, Industrial, Extended)
	Oscillator, PIC16C71	49		PIC16C715-10
Table 8-3:	Ceramic Resonators,			(Commercial, Industrial, Extended)
	PIC16C710/711/715	50		PIC16C715-20
Table 8-4:	Capacitor Selection for Crystal			(Commercial, Industrial, Extended) 122
	Oscillator, PIC16C710/711/715	50	Table 13-7:	A/D Converter Characteristics:
Table 8-5:	Time-out in Various Situations,			PIC16LC715-04 (Commercial,
	PIC16C71	54		Industrial) 123
Table 8-6:	Time-out in Various Situations,		Table 13-8:	A/D Conversion Requirements 124
	PIC16C710/711/715	54	Table 14-1:	RC Oscillator Frequencies 131
Table 8-7:	Status Bits and Their Significance,		Table 14-2:	Capacitor Selection for Crystal
	PIC16C71	55		Oscillators 132
Table 8-8:	Status Bits and Their Significance,		Table 15-1:	Cross Reference of Device Specs
	PIC16C710/711	55		for Oscillator Configurations and
Table 8-9:	Status Bits and Their Significance,			Frequencies of Operation
	PIC16C715	55		(Commercial Devices) 135
Table 8-10:	Reset Condition for Special Registers,		Table 15-2:	External Clock Timing Requirements 141
	PIC16C710/71/711	56	Table 15-3:	CLKOUT and I/O Timing Requirements . 142
Table 8-11:	Reset Condition for Special Registers,		Table 15-4:	Reset, Watchdog Timer, Oscillator
	PIC16C715	56		Start-up Timer and Power-up Timer
Table 8-12:	Initialization Conditions For All Registers			Requirements 143
	PIC16C710/71/711		Table 15-5:	Timer0 External Clock Requirements 144
Table 8-13:	Initialization Conditions for All Registers,		Table 15-6:	A/D Converter Characteristics 145
rabio o ro.	PIC16C715		Table 15-7:	A/D Conversion Requirements 146
Table 9-1:	Opcode Field Descriptions		Table 16-1:	RC Oscillator Frequencies148
Table 9-2:	PIC16CXX Instruction Set			7
Table 10-1:	Development Tools From Microchip			
Table 11-1:	Cross Reference of Device Specs for	00		
Table 11-1.	Oscillator Configurations and			
	Frequencies of Operation			
	·	90		
Toble 11 2:	(Commercial Devices)			
Table 11-2:	External Clock Timing Requirements			
Table 11-3:	CLKOUT and I/O Timing Requirements.	90		
Table 11-4:	Reset, Watchdog Timer, Oscillator			
	Start-up Timer, Power-up Timer,	07		
<b>-</b>	and Brown-out Reset Requirements			
Table 11-5:	Timer0 External Clock Requirements	98		

**NOTES:** 

#### **ON-LINE SUPPORT**

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

#### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.futureone.com/pub/microchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- · Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

#### Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe® communications network.

#### Internet:

You can telnet or ftp to the Microchip BBS at the address: mchipbbs.microchip.com

#### **CompuServe Communications Network:**

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS.

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- Depress the **<Enter>** key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- Type +, depress the <Enter> key and "Host Name:" will appear.
- Type MCHIPBBS, depress the **<Enter>** key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the **<Enter>** key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

#### Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-602-786-7302 for the rest of the world.

970301

**Trademarks:** The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*LAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

fuzzyTECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

#### **READER RESPONSE**


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

IO: RE:	reormical i abilicatione Manager	Total Pages Sent
From	City / State / ZIP / Country	
	olication (optional):	
Wo	uld you like a reply?YN	
Dev	vice: PIC16C71X Literature N	Number: DS30272A
Que	estions:	
1.	What are the best features of this document	?
2	Llow does this decument most your hardwar	a and activiare development made?
۷.	How does this document meet your hardwar	e and software development needs?
2	Do you find the organization of this data she	at accounts fallow? If not why?
3.	Do you find the organization of this data she	et easy to follow? If not, why?
	NAME AND THE PARTY OF THE PARTY	
4.	What additions to the data sheet do you thin	k would enhance the structure and subject?
5.	What deletions from the data sheet could be	made without affecting the overall usefulness?
6.	Is there any incorrect or misleading information	ion (what and where)?
7.	How would you improve this document?	
0	How would you improve our settings and	no and ciliaan products?
8.	How would you improve our software, system	ns, and silicon products?

#### PIC16C71X PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery refer to the factory or the listed sales office.



<sup>\*</sup> JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).

#### Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office (see below)
- 2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277
- 3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using. For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

**NOTES:** 

D	$1 \cap 4$	6	$\frown$	74	V
		יס		/ I	Λ

**NOTES:** 

### WORLDWIDE SALES & SERVICE

#### **AMERICAS**

#### **Corporate Office**

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602-786-7200 Fax: 602-786-7277 Technical Support: 602 786-7627 Web: http://www.microchip.com

#### Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

#### **Boston**

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

#### Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

#### Dallas

Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 972-991-7177 Fax: 972-991-8588

#### **Dayton**

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

#### Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 714-263-1888 Fax: 714-263-1338

#### **New York**

Microchip Technology Inc. 150 Motor Parkway, Suite 416 Hauppauge, NY 11788 Tel: 516-273-5305 Fax: 516-273-5335

#### San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

#### **Toronto**

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

#### ASIA/PACIFIC

#### **Hong Kong**

Microchip Asia Pacific RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

#### India

Microchip Technology India No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-229-0061 Fax: 91-80-229-0062

#### Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tei: 82-2-554-7200 Fax: 82-2-558-5934

#### Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hongiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

#### Singapore

Microchip Technology Taiwan Singapore Branch 200 Middle Road #10-03 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

#### Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886 2-717-7175 Fax: 886-2-545-0139

#### **EUROPE**

#### United Kingdom

Arizona Microchip Technology Ltd. Unit 6, The Courtyard Meadow Bank, Furlong Road Bourne End, Buckinghamshire SL8 5AJ Tel: 44-1628-851077 Fax: 44-1628-850259

#### France

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

#### Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Müchen, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

#### Italy

Arizona Microchip Technology SRL Centro Direzionale Colleone Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-39-6899939 Fax: 39-39-6899883

#### **JAPAN**

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shin Yokohama Kohoku-Ku, Yokohama Kanagawa 222 Japan Tel: 81-4-5471-6166 Fax: 81-4-5471-6122

05/08/97



All rights reserved. © 1997, Microchip Technology Incorporated, USA.

Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use, or otherwise. Use of Microchip's products as critical components in medical devices is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.