

8 Mbit (1Mb x8) Low Voltage UV EPROM and OTP EPROM

- LOW VOLTAGE READ OPERATION: 3V to 3.6V
- FAST ACCESS TIME: 120ns
- LOW POWER CONSUMPTION:
 - Active Current 15mA at 5MHz
 - Standby Current 20μA
- PROGRAMMING VOLTAGE: 12.75V ± 0.25V
- PROGRAMMING TIME: 100µs/byte (typical)
- ELECTRONIC SIGNATURE
 - Manufacturer Code: 20h
 - Device Code: 42h

DESCRIPTION

The M27V801 is a low voltage 8 Mbit EPROM offered in the two ranges UV (ultra violet erase) and OTP (one time programmable). It is ideally suited for microprocessor systems requiring large data or program storage and is organized as 1,048,576 by 8 bits.

The M27V801 operates in the read mode with a supply voltage as low as 3V. The decrease in operating power allows either a reduction of the size of the battery or an increase in the time between battery recharges.

The FDIP32W (window ceramic frit-seal package) has transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

Table 1. Signal Names

A0-A19	Address Inputs
Q0-Q7	Data Outputs
Ē	Chip Enable
G V _{PP}	Output Enable / Program Supply
V _{CC}	Supply Voltage
V _{SS}	Ground





Figure 1. Logic Diagram



May 1998 1/16

Figure 2A. DIP Pin Connections




Figure 2B. PLCC Pin Connections





Figure 2C. TSOP Pin Connections



For applications where the content is programmed only one time and erasure is not required, the M27V801 is offered in PDIP32, PLCC32 and TSOP32 (8 x 20 mm) packages.

DEVICE OPERATION

The operating modes of the M27V801 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for $\overline{\text{GV}}_{PP}$ and 12V on A9 for Electronic Signature and Margin Mode Set or Reset .

Read Mode

The M27V801 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (t_{AVQV}) is equal to the delay from \overline{E} to output (t_{ELQV}) . Data is available at the output after a delay of t_{GLQV} from the falling edge of \overline{G} , assuming that \overline{E} has been low and the addresses have been stable for at least t_{AVQV} - t_{GLQV} .

Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature (3)	-40 to 125	°C
T _{BIAS}	Temperature Under Bias	-50 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
V _{IO} (2)	Input or Output Voltage (except A9)	–2 to 7	V
V _C C	Supply Voltage	–2 to 7	V
V _{A9} ⁽²⁾	A9 Voltage	-2 to 13.5	V
V _{PP}	Program Supply Voltage	-2 to 14	V

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V_{CC} +0.5V with possible overshoot to V_{CC} +2V for a period less than 20ns.

3. Depends on range.

Table 3. Operating Modes

Mode	Ē	GV _{PP}	A9	Q0-Q7
Read	V _{IL}	VIL	Х	Data Out
Output Disable	V _{IL}	V _{IH}	Х	Hi-Z
Program	V _{IL} Pulse	V _{PP}	Х	Data In
Program Inhibit	V _{IH}	V _{PP}	Х	Hi-Z
Standby	V _{IH}	Х	Х	Hi-Z
Electronic Signature	V _{IL}	V _{IL}	V _{ID}	Codes

Note: $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$.

Table 4. Electronic Signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	V _{IL}	0	0	1	0	0	0	0	0	20h
Device Code	VIH	0	1	0	0	0	0	1	0	42h

Standby Mode

The M27V801 has a standby mode which reduces the active current from 15mA to $20\mu A$ with low voltage operation $V_{CC} \leq 3.6V,$ see Read Mode DC Characteristics table for details.The M27V801 is placed in the standby mode by applying a CMOS high signal to the \overline{E} input. When in the standby mode, the outputs \overline{are} in a high impedance state, independent of the $\overline{G}V_{PP}$ input.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, \overline{E} should be decoded and used \underline{a} s the primary device selecting function, while \overline{G} should be made a common connection to all devices in the array and connected to the \overline{READ} line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

Table 5. AC Measurement Conditions

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 3. Testing Input Output Waveform




Figure 4. AC Testing Load Circuit




Table 6. Capacitance ⁽¹⁾ $(T_A = 25 \, ^{\circ}C, f = 1 \, MHz)$

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		12	pF

Note: 1. Sampled only, not 100% tested.

System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current, I_{CC}, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of E. The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output.

The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1µF ceramic capacitor be used on every device between V_{CC} and Vss. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7µF bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

47/ 4/16

Table 7. Read Mode DC Characteristics (1) (TA = 0 to 70 °C or –40 to 85 °C; V_{CC} = 3.3V \pm 10%)

Symbol	Parameter	Test Condition	Min	Max	Unit
I _{LI}	Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}		±10	μА
I _{LO}	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}		±10	μΑ
Icc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL}, I_{OUT} = 0 mA,$ $f = 5 MHz, V_{CC} \le 3.6 V$		15	mA
I _{CC1}	Supply Current (Standby) TTL	E = V _{IH}		1	mA
I _{CC2}	Supply Current (Standby) CMOS	$\overline{E} > V_{CC} - 0.2V$, $V_{CC} \le 3.6V$		20	μА
I _{PP}	Program Current	$V_{PP} = V_{CC}$		10	μА
V_{IL}	Input Low Voltage		-0.3	0.8	V
V _{IH} ⁽²⁾	Input High Voltage		2	V _{CC} + 1	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	٧
V _{OH}	Output High Voltage TTL	I _{OH} = -400μA	2.4		V
VOH	Output High Voltage CMOS	I _{OH} = -100μA	V _{CC} -0.7V		٧

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

Table 8A. Read Mode AC Characteristics (1)

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 3.3V \pm 10\%; V_{PP} = V_{CC})$

	ymbol Alt Parameter				M27	V801		
Symbol			Test Condition	-120		-150		Unit
				Min	Max	Min	Max	
t _{AVQV}	tACC	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G}V_{PP} = V_{IL}$		120		150	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G}V_{PP}=V_{IL}$		120		150	ns
t _{GLQV}	toE	Output Enable Low to Output Valid	E = V _{IL}		60		80	ns
t _{EHQZ} (2)	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G}V_PP = V_IL$	0	50	0	50	ns
t _{GHQZ} (2)	t _{DF}	Output Enable High to Output Hi-Z	E = V _{IL}	0	50	0	50	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G}V_{PP} = V_{IL}$	0		0		ns

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} 2. Sampled only, not 100% tested.

^{2.} Maximum DC voltage on Output is V_{CC} +0.5V.

Table 8B. Read Mode AC Characteristics (1) (TA = 0 to 70 °C or –40 to 85 °C; V_{CC} = 3.3V \pm 10%; V_{PP} = V_{CC})

					M27	V801		
Symbol	ymbol Alt Parameter		Test Condition	-180		-200		Unit
				Min	Max	Min	Max	
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G}V_{PP} = V_{IL}$		180		200	ns
t _{ELQV}	tce	Chip Enable Low to Output Valid	$\overline{G}V_PP = V_IL$		180		200	ns
t _{GLQV}	toE	Output Enable Low to Output Valid	E = V _{IL}		90		100	ns
t _{EHQZ} (2)	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G}V_PP=V_IL$	0	50	0	70	ns
t _{GHQZ} (2)	t _{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_IL$	0	50	0	70	ns
t _{AXQX}	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G}V_{PP} = V_{IL}$	0		0		ns

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} 2. Sampled only, not 100% tested.

Figure 5. Read Mode AC Waveforms




Table 9. Programming Mode DC Characteristics ⁽¹⁾ $(T_A = 25 \, ^{\circ}\text{C}; \, V_{CC} = 6.25\text{V} \pm 0.25\text{V}; \, V_{PP} = 12.75\text{V} \pm 0.25\text{V})$

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$V_{IL} \leq V_{IN} \leq V_{IH}$		±10	μΑ
Icc	Supply Current			50	mA
I _{PP}	Program Current	$\overline{E} = V_{IL}$		50	mA
V _{IL}	Input Low Voltage		-0.3	0.8	V
V _{IH}	Input High Voltage		2.4	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
VoH	Output High Voltage TTL	I _{OH} = -1mA	3.6		V
V _{ID}	A9 Voltage		11.5	12.5	V

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

Table 10. MARGIN MODE AC Characteristics (1)

 $(T_A = 25 \text{ °C}; V_{CC} = 6.25V \pm 0.25V; V_{PP} = 12.75V \pm 0.25V)$

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
ta9HVPH	t _{AS9}	V _{A9} High to V _{PP} High		2		μs
tvphel	t _{VPS}	V _{PP} High to Chip Enable Low		2		μs
t _{A10} HEH	t _{AS10}	V _{A10} High to Chip Enable High (Set)		1		μs
t _{A10LEH}	t _{AS10}	V _{A10} Low to Chip Enable High (Reset)		1		μs
t _{EXA10X}	t _{AH10}	Chip Enable Transition to V _{A10} Transition		1		μs
texvpx	t∨PH	Chip Enable Transition to V _{PP} Transition		2		μs
t _{VPXA9X}	t _{AH9}	V _{PP} Transition to V _{A9} Transition		2		μs

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

Programming

The M27V801 has been designed to be fully compatible with the M27C801 and has the same electronic signature. As a result the M27V801 can be programmed as the M27C801 on the same programming equipments applying 12.75V on VPP and 6.25V on V_{CC} by the use of the same PRES-TO IIB algorithm. When delivered (and after each erasure for UV EPROM), all bits of the M27V801 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0' will be programmed, both '1' and '0' can be present in the data word. The only way to change a '0' to a '1' is by die exposure to ultraviolet light (UV EPROM). The M27V801 is in the programming mode when VPP input is at 12.75V and E is pulsed to V_{IL}. The data to be programmed is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25V ±

The M27V801 can use PRESTO IIB Programming Algorithm that drastically reduces the programming time (typically 52 seconds). Nevertheless to achieve compatibility with all programming equipments, PRESTO Programming Algorithm can be


Table 11. Programming Mode AC Characteristics (1) $(T_A = 25~^{\circ}C; V_{CC} = 6.25V \pm 0.25V; V_{PP} = 12.75V \pm 0.25V)$

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
tavel	t _{AS}	Address Valid to Chip Enable Low		2		μs
tQVEL	tos	Input Valid to Chip Enable Low		2		μs
tvchel	tvcs	V _{CC} High to Chip Enable Low		2		μs
tvphel	toes	V _{PP} High to Chip Enable Low		2		μs
tvplvph	t _{PRT}	V _{PP} Rise Time		50		ns
t _{ELEH}	t _{PW}	Chip Enable Program Pulse Width (Initial)		45	55	μs
tEHQX	tрн	Chip Enable High to Input Transition		2		μs
tEHVPX	toeh	Chip Enable High to V _{PP} Transition		2		μs
t _{VPLEL}	t _{VR}	V _{PP} Low to Chip Enable Low		2		μs
t _{ELQV}	t _{DV}	Chip Enable Low to Output Valid			1	μs
t _{EHQZ} (2)	t _{DFP}	Chip Enable High to Output Hi-Z		0	130	ns
t _{EHAX}	t _{AH}	Chip Enable High to Address Transition		0		ns

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

2. Sampled only, not 100% tested.

Figure 6. MARGIN MODE AC Waveforms



Note: A8 High level = 5V; A9 High level = 12V.





Figure 7. Programming and Verify Modes AC Waveforms

Figure 8. Programming Flowchart



PRESTO IIB Programming Algorithm

PRESTO IIB Programming Algorithm allows the whole array to be programmed with a guaranteed margin, in a typical time of 52.5 seconds. This can be achieved with STMicroelectronics M27V801 due to several design innovations to improve programming efficiency and to provide adequate margin for reliability. Before starting the programming the internal MARGIN MODE circuit is set in order to guarantee that each cell is programmed with enough margin. Then a sequence of 50µs program pulses are applied to each byte until a correct verify occurs. No overprogram pulses are applied since the verify in MARGIN MODE provides the necessary margin.

Program Inhibit

Programming of multiple M27V801s in parallel with different data is also easily accomplished. Except for \overline{E} , all like inputs including $\overline{G}V_{PP}$ of the parallel M27V801 may be common. A TTL low level pulse applied to a M27V801's \overline{E} input, with V_{PP} at 12.75V, will program that M27V801. A high level \overline{E} input inhibits the other M27V801s from being programmed.

Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{G} at $V_{IL}.$ Data should be verified with t_{ELQV} after the falling edge of $\overline{E}.$

On-Board Programming

The M27V801 can be directly programmed in the application circuit. See the relevant Application Note AN620.

Electronic Signature

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25°C \pm 5°C ambient temperature range that is required when programming the M27V801. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27V801. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from $V_{\rm IL}$ to $V_{\rm IH}$. All other address lines must be held at $V_{\rm IL}$ during Electronic Signature mode.


Byte 0 (A0=V_{IL}) represents the manufacturer code and byte 1 (A0=V_{IH}) the device identifier code. For the STMicroelectronics M27V801, these two identifier bytes are given in Table 4 and can be readout on outputs Q0 to Q7. Note that the M27V801 and M27C801 have the same identifier bytes.

ERASURE OPERATION (applies to UV EPROM)

The erasure characteristics of the M27V801 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range.

Research shows that constant exposure to room level fluorescent lighting could erase a typical M27V801 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27V801 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27V801 window to prevent unintentional erasure. The recommended erasure procedure for the M27V801 is exposure to short wave ultraviolet light which has wavelength 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 30 W-sec/cm². The erasure time with this dosage is approximately 30 to 40 minutes using an ultraviolet lamp with 12000 μW/cm² power rating. The M27V801 should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

Table 12. Ordering Information Scheme



TR =Tape & Reel Packing

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

Table 13. FDIP32W - 32 pin Ceramic Frit-seal DIP, with window, Package Mechanical Data

Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
А			5.72			0.225	
A1		0.51	1.40		0.020	0.055	
A2		3.91	4.57		0.154	0.180	
А3		3.89	4.50		0.153	0.177	
В		0.41	0.56		0.016	0.022	
B1	1.45	-	-	0.057	-	-	
С		0.23	0.30		0.009	0.012	
D		41.73	42.04		1.643	1.655	
D2	38.10	-	_	1.500	-	-	
E	15.24	-	_	0.600	-	_	
E1		13.06	13.36		0.514	0.526	
е	2.54	_	_	0.100	_	_	
eA	14.99	_	_	0.590	-	_	
eB		16.18	18.03		0.637	0.710	
L		3.18			0.125		
S		1.52	2.49		0.060	0.098	
K	6.60	_	_	0.260	_	_	
K1	10.67	-	_	0.420	-	-	
α		4°	11°		4°	11°	
N	32			32			

Table 14. PDIP32 - 32 pin Plastic DIP, 600 mils width, Package Mechanical Data

Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
А		_	5.08		-	0.200	
A1		0.38	-		0.015	_	
A2		3.56	4.06		0.140	0.160	
В		0.38	0.51		0.015	0.020	
B1	1.52	-	-	0.060	-	-	
С		0.20	0.30		0.008	0.012	
D		41.78	42.04		1.645	1.655	
D2	38.10	_	-	1.500	-	_	
Е	15.24	-	-	0.600	-	_	
E1		13.59	13.84		0.535	0.545	
e1	2.54	_	-	0.100	-	-	
eA	15.24	_	-	0.600	-	-	
eB		15.24	17.78		0.600	0.700	
L		3.18	3.43		0.125	0.135	
S		1.78	2.03		0.070	0.080	
α		0°	10°		0°	10°	
N		32			32		

Figure 10. PDIP32 - 32 pin Plastic DIP, 600 mils width, Package Outline

A2 A

A1 L

B1 D2

B1 PDIP

577

Table 15. PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular, Package Mechanical Data

Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
А		2.54	3.56		0.100	0.140	
A1		1.52	2.41		0.060	0.095	
A2		-	0.38		-	0.015	
В		0.33	0.53		0.013	0.021	
B1		0.66	0.81		0.026	0.032	
D		12.32	12.57		0.485	0.495	
D1		11.35	11.56		0.447	0.455	
D2		9.91	10.92		0.390	0.430	
E		14.86	15.11		0.585	0.595	
E1		13.89	14.10		0.547	0.555	
E2		12.45	13.46		0.490	0.530	
е	1.27	_	_	0.050	_	_	
F		0.00	0.25		0.000	0.010	
R	0.89	-	-	0.035	-	-	
N	32			32			
Nd	7			7			
Ne	9			9			
СР			0.10			0.004	

Figure 11. PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular, Package Outline

D
D
D
D
D
D
D
D
D
D
D
D
1.1.14 (.045)

PLCC

Table 16. TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20mm, Package Mechanical Data

Symb	mm			inches		
	Тур	Min	Max	Тур	Min	Max
А			1.20			0.047
A1		0.05	0.15		0.002	0.007
A2		0.95	1.05		0.037	0.041
В		0.15	0.27		0.006	0.011
С		0.10	0.21		0.004	0.008
D		19.80	20.20		0.780	0.795
D1		18.30	18.50		0.720	0.728
Е		7.90	8.10		0.311	0.319
е	0.50	_	-	0.020	-	-
L		0.50	0.70		0.020	0.028
α		0°	5°		0°	5°
N	32			32		
СР			0.10			0.004

Figure 12. TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20mm, Package Outline

N

D

D

TSOP-a

57

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 1998 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

http://www.st.com

57