4 M SRAM (512-kword × 8-bit)

ADE-203-1086A (Z) Rev. 1.0 Jul. 13, 1999

Description

The Hitachi HM62W8512BI is a 4-Mbit static RAM organized 512-kword \times 8-bit. HM62W8512BI Series has realized higher density, higher performance and low power consumption by employing Hi-CMOS process technology. The HM62W8512BI Series offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is packaged in standard 32-pin TSOP II.

Features

- Single 3.3 V supply: $3.3 V \pm 0.3 V$
- Access time: 70/85 ns (max)
- Power dissipation
 - Active: 16.5 mW/MHz (typ)
 - Standby: 3.3 μW (typ)
- Completely static memory. No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly LV-TTL compatible: All inputs and outputs
- Battery backup operation
- Operating temperature: -40 to +85°C

Ordering Information

Туре No.	Access time	Package
HM62W8512BLTTI-7	70 ns	400-mil 32-pin plastic TSOP II (TTP-32D)
HM62W8512BLTTI-8	85 ns	


Pin Arrangement

32-pin 7	TSOPII (Normal Type TSOP)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	32 Vcc 31 A15 30 A17 29 WE 28 A13 27 A8 26 A9 25 A11 24 OE 23 A10 22 CS 21 I/O7 20 I/O6 19 I/O5 18 I/O4 17 I/O3
	(Top view)

Pin Description

Function
Address input
Data input/output
Chip select
Output enable
Write enable
Power supply
Ground

Block Diagram



Function Table

WE	cs	OE	Mode	V _{CC} current	Dout pin	Ref. cycle
×	Н	×	Not selected	I _{SB} , I _{SB1}	High-Z	_
Н	L	Н	Output disable	I _{CC}	High-Z	_
Н	L	L	Read	I _{CC}	Dout	Read cycle
L	L	Н	Write	I _{CC}	Din	Write cycle (1)
L	L	L	Write	I _{CC}	Din	Write cycle (2)

Note: \times : H or L

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage	V _{CC}	–0.5 to +4.6	V
Voltage on any pin relative to V_{SS}	V _T	-0.5^{*1} to V _{CC} + 0.5 ^{*2}	V
Power dissipation	P _T	1.0	W
Operating temperature	Topr	-40 to +85	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-40 to +85	°C

Notes: 1.-3.0 V for pulse half-width ≤ 30 ns

2.Maximum voltage is 4.6 V

Recommended DC Operating Conditions (Ta = -40 to +85^{\circ}C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	3.0	3.3	3.6	V
	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.4	—	V _{CC} + 0.3	V
Input low voltage	V _{IL}	-0.3 ^{*1}	_	0.6	V

Note: 1.-3.0 V for pulse half-width ≤ 30 ns

DC Characteristics (Ta = -40 to +85°C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0 V)

Parameter	Symbol	Min	Typ* ¹	Max	Unit	Test conditions
Input leakage current	_L	_	_	1	μΑ	$Vin = V_{SS} to V_{CC}$
Output leakage current	I _{LO}			1	μA	$\frac{\overline{CS}}{WE} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or}$ $WE = V_{IL}, V_{I/O} = V_{SS} \text{ to}$ V_{CC}
Operating power supply current: DC	I _{CC}			10	mA	$\overline{CS} = V_{IL},$ others = V_{IH}/V_{IL} , $I_{I/O} = 0$ mA
Operating power supply current	I _{CC1}			45	mA	$\label{eq:linear} \begin{array}{l} \mbox{Min cycle, duty} = 100\% \\ \mbox{CS} = V_{IL}, \mbox{ others} = V_{IH}/V_{IL} \\ \mbox{I}_{I/O} = 0 \mbox{ mA} \end{array}$
Operating power supply current	I _{CC2}	_	5	10	mA	$\begin{array}{l} Cycle \ time = 1 \ \mu s, \\ duty = 100\% \\ I_{I/O} = 0 \ mA, \ \overline{CS} \leq 0.2 \ V \\ V_{IH} \geq V_{CC} - 0.2 \ V, \\ V_{IL} \leq 0.2 \ V \end{array}$
Standby power supply current: DC	I _{SB}	—	0.1	0.3	mA	CS = V _{IH}
Standby power supply current (1): DC	I _{SB1}	_	1* ²	40* ²	μΑ	$\frac{\text{Vin} \ge 0 \text{ V,}}{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$
Output low voltage	V _{OL}	_	_	0.4	V	I _{OL} = 2.0 mA
		_		0.2	V	I _{OL} = 100 μA
Output high voltage	V _{OH}	$V_{CC} - 0.2$	2 —	_	V	I _{OH} = −100 μA
		2.4	_	_	V	I _{OH} = -2.0 mA

Note: 1.Typical values are at $V_{CC} = 3.3 \text{ V}$, Ta = +25°C and specified loading, and not guaranteed. 2.This characteristics is guaranteed only for L-version.

Capacitance (Ta = $+25^{\circ}$ C, f = 1 MHz)


Parameter	Symbol	Тур	Max	Unit	Test conditions
Input capacitance*1	Cin	_	8	pF	Vin = 0 V
Input/output capacitance*1	C _{I/O}	—	10	pF	$V_{I/O} = 0 V$

Note: 1.This parameter is sampled and not 100% tested.

AC Characteristics (Ta = -40 to $+85^{\circ}$ C, V_{CC} = 3.3 V \pm 0.3 V, unless otherwise noted.)

Test Conditions

- Input pulse levels: 0.4 V to 2.4 V
- Input rise and fall time: 5 ns
- Input timing reference levels: 1.4 V
- Output timing reference level: 0.8 V/2.0 V
- Output load (Including scope & jig)



Read Cycle

		HM62	W8512BI				
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	70	_	85	_	ns	
Address access time	t _{AA}	—	70	_	85	ns	
Chip select access time	t _{CO}	_	70		85	ns	
Output enable to output valid	t _{OE}	—	35	_	45	ns	
Chip selection to output in low-Z	t _{LZ}	10	_	10	_	ns	2
Output enable to output in low-Z	t _{OLZ}	5	_	5		ns	2
Chip deselection to output in high-Z	t _{HZ}	0	30	0	35	ns	1, 2
Output disable to output in high-Z	t _{OHZ}	0	30	0	35	ns	1, 2
Output hold from address change	t _{OH}	10	_	10		ns	

Write Cycle

	HM62	W8512BI				
	-7		-8			
Symbol	Min	Max	Min	Max	Unit	Notes
t _{WC}	70	_	85		ns	
t _{CW}	60	_	75	_	ns	4
t _{AS}	0	_	0	_	ns	5
t _{AW}	60	_	75		ns	
t _{WP}	50	_	55	_	ns	3, 12
t _{WR}	0	_	0	_	ns	6
t _{WHZ}	0	30	0	35	ns	1, 2, 7
t _{DW}	30	_	35	_	ns	
t _{DH}	0	_	0	_	ns	
t _{OW}	5		5	_	ns	2
t _{OHZ}	0	30	0	35	ns	1, 2, 7
	twc tcw tAS tAW tWP tWR tWHZ tDW tOH tOW	-7 Symbol Min t _{WC} 70 t _{CW} 60 t _{AS} 0 t _{AW} 60 t _{WP} 50 t _{WR} 0 t _{WHZ} 0 t _{DW} 30 t _{DH} 0 t _{OW} 5	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-7 -8 Symbol Min Max Min t _{WC} 70 — 85 t _{CW} 60 — 75 t _{AS} 0 — 0 t _{AW} 60 — 75 t _{AW} 60 — 75 t _{WP} 50 — 55 t _{WR} 0 — 0 t _{DW} 30 — 35 t _{DH} 0 — 0 t _{OW} 5 — 5	-7 -8 Symbol Min Max Min Max t _{WC} 70 85 t _{CW} 60 75 t _{AS} 0 0 t _{AW} 60 75 t _{AW} 60 75 t _{WP} 50 55 t _{WR} 0 0 t _{WHZ} 0 30 0 35 t _{DW} 30 35 t _{DH} 0 0 t _{OW} 5 5	-7 -8 Symbol Min Max Min Max Unit t_{WC} 70 85 ns t_{CW} 60 75 ns t_{AS} 0 0 ns t_{AW} 60 75 ns t_{AW} 60 75 ns t_{AW} 60 75 ns t_{WP} 50 55 ns t_{WR} 0 0 ns t_{WHZ} 0 30 0 35 ns t_{DW} 30 35 ns t_{DH} 0 0 ns t_{OW} 5 5 ns

Notes: $1.t_{HZ}$, t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit\~conditions and are not referred to output voltage levels.

2. This parameter is sampled and not 100% tested.

3.A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} . A write begins at the later transition of \overline{CS} going low or \overline{WE} going low. A write ends at the earlier transition of \overline{CS} going high or \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.

 $4.t_{CW}$ is measured from \overline{CS} going low to the end of write.

5.t_{AS} is measured from the address valid to the beginning of write.

 $6.t_{WR}$ is measured from the earlier of \overline{WE} or \overline{CS} going high to the end of write cycle.

7.During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.

8.If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, the output remain in a high impedance state.


9.Dout is the same phase of the write data of this write cycle.


10.Dout is the read data of next address.


11.If \overline{CS} is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.

12.In the write cycle with \overline{OE} low fixed, t_{WP} must satisfy the following equation to avoid a problem of data bus contention. $t_{WP} \ge t_{DW} \min + t_{WHZ} \max$


Timing Waveforms







Write Timing Waveform (1) (OE Clock)




Write Timing Waveform (2) (OE Low Fixed)

Low V_{CC} Data Retention Characteristics (Ta = -40 to $+85^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions* ²
V _{CC} for data retention	V _{DR}	2	_	_	V	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{ Vin} \ge 0 \text{ V}$
Data retention current	I _{CCDR}	—	0.8* ³	20* ¹	μΑ	$\frac{V_{CC}}{CS} = 3.0 \text{ V}, \text{ Vin} \ge 0 \text{ V}$ $\frac{V_{CC}}{CS} \ge V_{CC} - 0.2 \text{ V}$
Chip deselect to data retention time	e t _{CDR}	0	_	_	ns	See retention waveform
Operation recovery time	t _R	t _{RC} *4	_	_	ns	


Notes: 1.For L-version and 10 μA (max.) at Ta = -40 to +40°C.
2.CS controls address buffer, WE buffer, OE buffer, and Din buffer. In data retention mode, Vin levels (address, WE, OE, I/O) can be in the high impedance state.
3.Typical values are at V_{CC} = 3.0 V, Ta = +25°C and specified loading, and not guaranteed.
4.t_{RC} = read cycle time.

Low V_{CC} Data Retention Timing Waveform (\overline{CS} Controlled)



Package Dimensions

HM62W8512BLTTI Series (TTP-32D)



Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.



Revision Record

Rev. Date		Contents of Modification	Drawn by	Approved by
1.0	Jul. 13, 1999	Initial issue		