Dual 8051S Execute In Lock-Step

Posted on Sep 17, 2012

This hardware-software combination deletes clocks from the slave until both /iPs synchronize. The firmware

Dual 8051S Execute In Lock-Step
Click here to download the full size of the above Circuit.

loop causes each to generate a WR signal once per loop. The circuit exclusive-ORs the two WR signals to produce a miss-compare pulse. The miss-compare pulse latches into the two JK flip-flops via outputs LOCKSTP1 and LOCKSTP2. A high on these signals indicates that the /tPs are in lock-step, causing both juPs" programs" execution to exit the firmware loop. If you use discrete components, you"ll probably want to use the Q output of the JK flip-flop and delete the circuit"s inverters. The listing uses the /iPs" ports 1 and 3. You cannot use a memory-mapped location for the lock-step-detect clear (K input) because this scheme would generate additional WR signals. You could apply this idea to other, perhaps using their RD signals. This way, generating an RD signal to activate the lock-step-detect clear would not affect the synchronization inputs.

Leave Comment

characters left:

New Circuits



Popular Circuits

UPB1009K Necs Low Power Gps Rf Receiver Bipolar Analog Integrated Circuit
Microcontroller based College Automation System
AD9850 DDS Module Motherboard
Remote Ignition System 100kv StunGun
GSM Remote Control MotherBoard Schematic
As of control rechargeable delay circuit
Super lock circuit diagram
AM balanced diode circuit