Posted on Sep 15, 2012

Circuit (a) lets you delay the leading edge of a positive pulse while leaving the trailing edge almost unaffected. A positive input transition, inverted hy IC2, has no effect on IC1B. However, when the positive transition reaches IC1A, (delayed hy the adjustable network of R1, R2, and C1), it toggles both NOR gates, initiating the output pulse. When the input decreases IC1B follows suit, delayed only by the propagation through itself and IC2. Circuit (b) produces~an inverted output pulse.

Click here to download the full size of the above Circuit.

Inverter IC1 serves as a buffer for the signal source-an advantage when driving a low-impedance (short-delay) network. Moreover, only the propagation delay of IC2B separates the output"s trailing edge from that of the input. You can configure circuit (a) to handle negative pulses hy using NAND instead of NOR gates. Similarly, circuit (b) will produce a delayed positive pulse in response to negative input pulse, if you substitute NOR gates for NAND gates.

Leave Comment

characters left:

John   Jun 1, 2018

Hi, how do you figure out the delay time for 5 -10us?

New Circuits



Popular Circuits

PIC16F84 Solar Charger
Lead Acid Battery Charger III
Telephone call meter circuit
Stereo Audio Power Meter
bjt Low voltage/current power supply for wide range of inputs
300w power amplifier circuit with 2n773
metal sensor detector circuit schematic
wireless telephone line spy circuit
Filament and Control Power Supplies
Water level indicator circuit using CMOS ICs
Uplifter Switches
Simple receiver with microvolt sensitivity