Sample and hold

Posted on Nov 17, 2012

The JFETs, Ql and Q2, provide complete buffering to Cl, the sample and hold capacitor. During sample, Ql is turned on and provides a path, rds(on), for charging Cl. During hold, Ql is turned off, thus leaving Ql Id (< 100 pA) and Q2 Igss (< 100 pA) as the only discharge paths

Sample and hold
Click here to download the full size of the above Circuit.

Q2 serves a buffering function so feedback to the LM101 and output current are supplied from its source.

Leave Comment

characters left:

New Circuits



Popular Circuits

Simple analogue Tachometer
8-Digit up-down counter
multi channel audio mixer using jfet
Head light timer circuit
Adventures with a Single Board Computer
PS10NG Quad Power Sequencing Controller
The MiniBlok II Push-Pull Amp
Old G.P.O. Telephone