Sample and hold

Posted on Nov 17, 2012

The JFETs, Ql and Q2, provide complete buffering to Cl, the sample and hold capacitor. During sample, Ql is turned on and provides a path, rds(on), for charging Cl. During hold, Ql is turned off, thus leaving Ql Id (< 100 pA) and Q2 Igss (< 100 pA) as the only discharge paths

Sample and hold
Click here to download the full size of the above Circuit.

Q2 serves a buffering function so feedback to the LM101 and output current are supplied from its source.

Leave Comment

characters left:

New Circuits



Popular Circuits

Level sensor for cryogenic fluids
op amp How does this OP-AMP offset voltage measuring circuit work
user-customizable PTT/FSK API of MMTTY
Touch switch using CD4011
Spatial Distortion Reduction Headphone Amplifier
TV remote control Blocker Circuit Jammer using Ic 555 and IR Leds
Cooker notification circuit
AC LED drive circuit