Sample and hold

Posted on Nov 17, 2012

The JFETs, Ql and Q2, provide complete buffering to Cl, the sample and hold capacitor. During sample, Ql is turned on and provides a path, rds(on), for charging Cl. During hold, Ql is turned off, thus leaving Ql Id (< 100 pA) and Q2 Igss (< 100 pA) as the only discharge paths

Sample and hold
Click here to download the full size of the above Circuit.

Q2 serves a buffering function so feedback to the LM101 and output current are supplied from its source.

Leave Comment

characters left:

New Circuits



Popular Circuits

Inverter circuit for florescents
Simple Sine-Wave Generator Circuit
Schematic Diagram 100W 2x LM3886 Audio Power Amplifier
LED VU Meter by LM339 PCB
PICAXE 08M control of audio/video cabinet cooling
1W BTL Audio Amplifier
The HiFi amplifier 300B
With a CD4013 Touch delay saving lamp production