Sample-and-hold


Posted on Mar 8, 2013

The LM101A provides gain and buffers the input from storage capacitor C2. R2 adds a zero in the open loop response to compensate for the pole caused by the switch resistance and C2, improving the closed-loop stability. R1 provides a slight delay in the digital drive to pins 1 and 9. C1 provides cancellation of coupled charge, keeping the sample-and-hold offset below 5 mV over the analog signal range of -10 through +10 V.


Sample-and-hold
Click here to download the full size of the above Circuit.

Aperture time is typically 1 p.s, the switcl>.ing time of the DG441. Acquisition time is 25 p.s, but this can be improved by using a faster slewing op amp. Droop rate is typically less than 5 mV/s at 25°C.




Leave Comment

characters left:

Related Circuits

  • New Circuits

    .

     


    Popular Circuits

    Hour time-delay sampling circuit
    Window Comparator Circuit
    SimpleThermometer
    tuned sine wave oscillator circuit
    1w led driver
    Infrared detector circuit using PID20
    Supply Voltage Indicator
    FM Bug Transmitter Mint Box Circuit
    Guitar noise circuit diagram



    Top