Sample-and-hold


Posted on Mar 8, 2013

The LM101A provides gain and buffers the input from storage capacitor C2. R2 adds a zero in the open loop response to compensate for the pole caused by the switch resistance and C2, improving the closed-loop stability. R1 provides a slight delay in the digital drive to pins 1 and 9. C1 provides cancellation of coupled charge, keeping the sample-and-hold offset below 5 mV over the analog signal range of -10 through +10 V.


Sample-and-hold
Click here to download the full size of the above Circuit.

Aperture time is typically 1 p.s, the switcl>.ing time of the DG441. Acquisition time is 25 p.s, but this can be improved by using a faster slewing op amp. Droop rate is typically less than 5 mV/s at 25°C.




Leave Comment

characters left:

Related Circuits

  • New Circuits

    .

     


    Popular Circuits

    Water Activated Alarm
    Bass-treble, Volume, balance and Loudness control
    voltage frequency synthesizer PLL
    Function Generator
    Audio Amplifier Op amp
    MAX2664/MAX2665 VHF UHF Low Noise Amplifiers Circuit
    high voltage ac calibrator circuit
    temp control fan hardware
    Understand Radio Architectures
    Audio function generator ICL8038 circuita
    5-channel low-power interface circuit programmable sensor signal processor AD7714 and MCS-51 series microcontroller



    Top