High-speed-sample-and-hold


Posted on Jul 2, 2012

This circuit uses the speed and drive capability of the HA-5190 coupled with two high-speed DMOS FET switches. The input amplifier is allowed to operate at a gain of -5, although the overall circuit gain is unity.


High-speed-sample-and-hold
Click here to download the full size of the above Circuit.

Acquisition times of less than 100 ns to 0.1% of a 1-V input step are possible. Drift current can be appreciably reduced by using FET input buffers on the output stage of the sample-and-hold.




Leave Comment

characters left:

Related Circuits

  • New Circuits

    .

     


    Popular Circuits

    Automatic telephone recording circuit
    Pure Sine-Wave Generator Circuit
    Circuit High-Voltage Generator with HEX FET Schematic Diagram
    Auto gain Control op-ampCircuit
    Active Antenna HF/VHF/UHF 3-3000MHz
    how to build digital step km counter
    Analogue to Digital Converter
    SPI-Flash Programmer 3.7
    Imitation AURA-VA50 Amplifier
    Triac dimming circuit diagram



    Top