Sample and hold


Posted on Nov 17, 2012

The JFETs, Ql and Q2, provide complete buffering to Cl, the sample and hold capacitor. During sample, Ql is turned on and provides a path, rds(on), for charging Cl. During hold, Ql is turned off, thus leaving Ql Id (< 100 pA) and Q2 Igss (< 100 pA) as the only discharge paths


Sample and hold
Click here to download the full size of the above Circuit.

Q2 serves a buffering function so feedback to the LM101 and output current are supplied from its source.




Leave Comment

characters left:

Related Circuits

  • New Circuits

    .

     


    Popular Circuits

    12V / 4A Solar cell regulator
    Low current consumption lamp flasher
    Noisy-signals-filter
    How carry on the intersection of SPICE and model and 8051 MCU in coordination with emulation under the NI Multisim
    Phase Shift Oscillator
    Simple Transistor Amplifier Circuit Schematic and Explanation
    74121 IC Description TTL Monostable Multivibrator IC
    why have my power dooe locks lost the power to operate correctly
    Electronic Telephone Ringer
    The Finder
    The interface circuit of dot matrix LCD display



    Top