Non-integer programmable pulse divider

In applications where the period of the input pulses is uneven and the divider is required to cover a wide range of frequencies, the non-integer programmable pulse divider shown can be used. The purpose of the D-type flip-flop (IC2) is to synchronize the input signal with the clock pulse. When the clock pulse changes from low to high and the input is high, IC2 output goes high. Subsequently, IC3 resets to zero and starts counting up.
Non-integer programmable pulse divider  - schematic

The number of pulses at the output of IC3 is ten time the input pulse. IC4 and ICS are cascaded to form a two decade programmable down counter.

Leave Comment

characters left:

New Circuits