S/R Flip-Flop


Posted on Mar 11, 2013

This circuit combines the characteristics of an asynchronous S/R flip-flop and an edge-triggered JK flip-flop. It changes sta


S/R Flip-Flop
Click here to download the full size of the above Circuit.

te on the leading edges of its inputs, and ignores the levels at all other times. In operation, outputs of both D flip-flops are normally high, going low for brief periods after seeing an edge at their respective clock inputs.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

X-Rays with Receiving Tubes
Simple voltage controlled oscillator
Tracking-adc
PS10NG Quad Power Sequencing Controller
LM1801 smoke detector circuit design electronic project
Propeller Clock
Hearing Aids Circuit
fm generation using 555 timer
Preamplifier and Bandpass filter for SDR
ATmega8 breadboard circuit Tutorial



Top