Peak voltage sample and hold circuit


Posted on Mar 28, 2007

Peak voltage sample and hold circuit: peak voltage sample and hold circuit is shown in Figure 12-50. Peak voltage sample and hold circuit south chip sample and hold chip LF398 and a voltage comparator LM311 constitution. LF398 output and input voltages


Peak voltage sample and hold circuit
Click here to download the full size of the above Circuit.

LM3J1 by comparing t When U. Uo time. LM311 output high, to LF398 logic control terminal 8 feet, LF398 in the sampling state state} When Ul peak and decline, U, <U., Output low voltage comparator LM311, LF398: Logic control terminal set to low level, so LF398 hold. Since the LM311 use open collector output, so an pull-up resistor. By the overvoltage detection circuit output terminal sent pulse control circuit switch is turned on, the sampling capacitor discharges never had electricity, otherwise sampling circuit has been tracking the peak change.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

1.5V Battery FM transmitter
Coprocessor-socket-debugger
ultrasonic receiver
Self-powered Fast Battery-Testers
high voltage circuits
amplifier audio small to use with 9v battery operated
Wien oscillator
Simple Water Detector Circuit
inverter
Marshall JTM-45 and 62 Bluesbreaker Reissue Modifications
FireFly Diorama
DC arc welding machine no-load power path from 2



Top