Posted on Oct 22, 2012

Regulation is provided by taking the rectified output of the sense winding and applying it as a bias to the base of Q2 via zener Dl. The collector of Q2 then removes drive from the gate of Ql. Therefore, if the . output voltage should increase, Q2 removes the drive to Ql earlier, shortening the on time, and the output voltage will remain the same.

Click here to download the full size of the above Circuit.

De outputs are obtained by merely rectifying and filtering secondary windings, as done by D5 and C4.

Leave Comment

characters left:

New Circuits



Popular Circuits

Active FM Antenna Booster circuit PCB
LTC1436ACGN-PLL High Efficiency Low Noise Synchronous Step-Down Switching Regulators
Infra Red Switchs
Power Amplifier OCL 100w With MJ802 MJ4502
SpecAl <77> SpecAn
TrikiBoard 8052
PWM - Pulse Width Modulation for DC Motor Speed and LED Brightness 2
Robot Tutorials
Wideband high-frequency amplifier
OCL AC negative feedback amplifier analysis