Posted on Oct 22, 2012

Regulation is provided by taking the rectified output of the sense winding and applying it as a bias to the base of Q2 via zener Dl. The collector of Q2 then removes drive from the gate of Ql. Therefore, if the . output voltage should increase, Q2 removes the drive to Ql earlier, shortening the on time, and the output voltage will remain the same.

Click here to download the full size of the above Circuit.

De outputs are obtained by merely rectifying and filtering secondary windings, as done by D5 and C4.

Leave Comment

characters left:

New Circuits



Popular Circuits

Transmit Time Limiter
Arduino Make your own hardware
Photodiode Alarm
9V fm transmitter circuit design using transistors
The Emperors New Amplifier
SAA1042 stepper motor control circuit
Open water notification Circuit Design
A simplified circuit diagram of an electronic ballast
Electronic watchdog circuit