Posted on Oct 22, 2012

Regulation is provided by taking the rectified output of the sense winding and applying it as a bias to the base of Q2 via zener Dl. The collector of Q2 then removes drive from the gate of Ql. Therefore, if the . output voltage should increase, Q2 removes the drive to Ql earlier, shortening the on time, and the output voltage will remain the same.

Click here to download the full size of the above Circuit.

De outputs are obtained by merely rectifying and filtering secondary windings, as done by D5 and C4.

Leave Comment

characters left:

New Circuits



Popular Circuits

Quad op amp generates 4 waveforms
The Cylonduino Arduino Experiement
Hi-fi Audio Amplifier Circuit Design and implementation
Power Flip Flop Using A Triac
6 channel audio mixer
PS10 Quad Power Sequencing Controller - Supertex Inc
TPA3007D1 Mono Medium Power Filter-Free Class-D Audio Amplifier
ISO120 eight-channel isolated and PWS740 0 ~ 20mA current loop circuit diagram