Double-ended limit detector

Posted on Jun 29, 2012

Detector uses three sections of an L144 and a CMOS NAND gate to make a very low power voltage monitor. The 1 MO resistors Rl, R2, R3, and R4 translate the bipolar ±10 V swing of the op amps to a 0 to 10 V swing acceptable to the ground-referenced CMOS logic

Double-ended limit detector
Click here to download the full size of the above Circuit.

The total power dissipation is 290 µW while in limit and 330 /xW while out of limit.

Leave Comment

characters left:

New Circuits



Popular Circuits

Simplest Piezo Driver Circuit Explained
Up/Down Timer For A Power Antenna
Celsius Thermometer
Privacy Telephone Intercom
PWM Lamp or Motor Controller
Cimbali D/1 circuit hack