Advertisement

20V8

#GAL20V8C #CPLD #programmable logic #high-speed #CMOS #PLCC #DIP #E² floating gate #prototyping

GAL20V8C Technical Summary

Overview

The GAL20V8C is a high-performance Complex Programmable Logic Device (CPLD) that combines advanced CMOS technology with Electrically Erasable (E²) floating gate architecture. With a maximum propagation delay of just 5ns, it delivers industry-leading speed for programmable logic applications. The device's fast erase capability (under 100ms) enables rapid reprogramming, making it ideal for prototyping and iterative design processes. The GAL20V8C is available in both PLCC and DIP packaging options, providing flexibility for different system integration requirements.

Features

Applications

The GAL20V8C is suitable for a wide range of digital logic applications including:

Electrical Characteristics

Absolute Maximum Ratings

Recommended Operating Conditions

Timing Characteristics

Package Information

PLCC Package (24-pin)

DIP Package (24-pin)

Functional Description

The GAL20V8C architecture consists of a programmable AND array feeding eight Output Logic Macro Cells (OLMCs). Each OLMC can be independently configured as either a combinational or registered output, providing significant design flexibility. The device features:

Programming and Erasure

The GAL20V8C supports in-system programming (ISP) through standard programming equipment. Key programming characteristics include:

Design Considerations

When implementing the GAL20V8C in a system design, consider:

Ordering Information

The GAL20V8C is available in several variants:

Similar Components
4040 – Datasheet Preview
4040
. MEDIUM-SPEED OPERATION . FULLY STATIC OPERATION . COMMON RESET . BUFFERED INPUTS AND OUTPUTS . QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE . STANDARDIZED SYMMETRICAL OUTPUT . CHARACTERISTICS .…
40102 – Datasheet Preview
40102
. SYNCHRONOUS OR ASYNCHRONOUS PRESET . MEDIUM-SPEED OPERATION : fCL = 3.6MHz (TYP.) @ VDD = 10V . CASCADABLE . QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE . 5V, 10V AND 15V PARAMETRIC RATINGS . …
4013 – Datasheet Preview
4013
. SET-RESET CAPABILITY . STATIC FLIP-FLOP OPERATION - RETAINS STATE INDEFINITELY WITH CLOCK LEVEL EITHER ”HIGH” OR ”LOW” . MEDIUM-SPEED OPERATION - 16MHz (typ.) CLOCK TOGGLE RATE AT 10V . QUIESCENT CU…
7493 – Datasheet Preview
7493
Each of these monolithic counters contains four master- slave flip-flops and additional gating to provide a divide-by- two counter and a three-stage binary counter for which the count cycle length is …
7403 – Datasheet Preview
7403
1/9 TRUTH TABLE A B Y L L Z L H Z H L Z H H L Z = HIGHIMPEDANCE PIN DESCRIPTION PIN No SYMBOL NAME AND FUNCTION 1, 4, 9, 12 1A to 4A Data Inputs 2, 5, 10, 13 1B to 4B Data Inputs 3, 6, 8, 11 1Y to 4Y …
CD4013 – Datasheet Preview
CD4013
The CD4013B dual D flip-flop is a monolithic complementa- ry MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors. Each flip-flop has independent data, set, res…