Hardware histogram speeds ADC test


Posted on Nov 21, 2012

The circuit of Figure 1 shows how you can configure a FIFO memory, a static SRAM, and a bus register to generate fast hardware histograms for linearity tests and still allow straight data acquisition for other tests. The main purpose of the FIFO memory is to collect data at the speed of the DUT (device under test), because, with all the data-swapping that occurs during the histogram routine, the cycle is slower than the DUT.






Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

12 Volt DC Fan Temperature Control
variable voltage and current power supply
light flasher pcb
Schematic Diagram UHF Wireless Video Audio Sender circuit andexplanation
Pic Circuits
Flyback Converters for Dummies
Features and Power Control Circuit
12V Lead Acid Battery Desulphator
MFOS Mini-Controller circuit
PERIOD TO VOLTAGE CONVERTER



Top