Performance sample and hold


Posted on Oct 17, 2012

When switch SWl is positive, the FET is turned on, and has a resistance of about 400 ohm. The input voltage charges up the capacitor through the FET. When SWl is negative, the FET is turned off (pinched off). To get a long storage time, the op amp must have a very low input bias current. For the CA3140, this current is about 10 pico amps.


Performance sample and hold
Click here to download the full size of the above Circuit.

The rate at which the capacitor will be discharged by this current is based on the equation, C (dv/dt) = i where dv/dt is the rate of change of voltage on the capacitor.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Laser-diode-pulsers
random generator
two transistor radio
250mW audio amplifier
7.2V Battery Replacement Power Supply For Camcorders
Guitars Modulator
SR 6m/2m Converter
LED digital clock language timekeeping circuit
555 astable multivibrator circuit diagram
Thirty light water CNC circuit diagram CD4067 CD40193 NE555



Top