Performance sample and hold


Posted on Oct 17, 2012

When switch SWl is positive, the FET is turned on, and has a resistance of about 400 ohm. The input voltage charges up the capacitor through the FET. When SWl is negative, the FET is turned off (pinched off). To get a long storage time, the op amp must have a very low input bias current. For the CA3140, this current is about 10 pico amps.


Performance sample and hold
Click here to download the full size of the above Circuit.

The rate at which the capacitor will be discharged by this current is based on the equation, C (dv/dt) = i where dv/dt is the rate of change of voltage on the capacitor.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Spider robot with PIC16F84
Telephone Ringer using 556
Digital-tach-dwell-meter
Speed-Control Switch Circuit
computer-circuits
2d Contact Robotics
Combining the Composite Sync to the Green Signal
MICROPOWER RADIOACTIVE RADIATION DETECTOR
Breaker control signal circuit manually
Mini transistor Transmitter 50mW schematic



Top