Posted on Aug 22, 2012

This simple circuit generates a dual-speed clock for personal computers. The circuit synchronizes your asynchronous switch inputs with the master clock to provide glitch-free transitions from one clock speed to the other. The dual-speed clock allows some programs to run at the higher clock speed in order to execute more quickly. Other programs- for example, programs that use loops for timing-can still run at the lower speed as necessary. The circuit will work with any master-clock frequency that meets the flip-flops minimumpulse- width specs.

Click here to download the full size of the above Circuit.

The two D two flip-flops, JC1 and IC2, and an XOR gate, IC3, form a binary divider that develops the 6- and 12-MHz clocks. When the NT signal is low, the reset pin forces the 6cMHz output low. On the other hand, when the NT signal is high, JC3 blocks the 12-MHz output. Therefore, only one of the two clock signals passes through JC3 and gets clocked into IC6. Because the master-elk signal clocks IC6, asynchronous switching of the NT signal can"t generate an output pulse shorter than 41 p.s (1/24 MHz). Also, the synchronization eliminates glitches.

Leave Comment

characters left:

New Circuits



Popular Circuits

Hi quality Phono Preamplifier
Serial to Parallel circuit Shifting Out with 74HC595
USB FM Transmitter for MP3 Player
low cost intercom
Musical car reverse horn circuit
make your own portable Guitar Amp
A Very Simple LED Tester
A New Solar / Wind Charge Controller Based on the 555 Chip
Visual Basic & AVR RS232 interface
6 to 35kV substation cable entry into the segment of Lightning b