Hour time-delay sampling circuit


Posted on Feb 25, 2013

The circuit lowers the effective peak current of the output PUT, Q2. By allowing the capacitor to charge with high gate voltage and periodically lowering gate voltage, when Ql fires, the timing resistor can be a value which supplies a much lower current than IP. The triggering requirement here is that minimum charge to trigger flow through the timing resistor during the period of the Ql oscillator.


Hour time-delay sampling circuit
Click here to download the full size of the above Circuit.

This is not capacitor size dependent, only capacitor leakage and stability dependent.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Infrared transmitter II
Tone ringer
Audible Logic Tester Circuit
Injector Pulse Width Monitor with LM324 LM3914
remote control receiver circuit
ir volume control
Flip-Flop Using CMOS NAND Gates
Speaker protector
1000 watt power inverter circuit diagram
Avoid contact thermometer circuit
Electronic Watchdog
Tone selector circuit



Top