AD8195 and DDC buffers


Posted on Feb 4, 2014

The DDC lines on HDMI connector side are 47KOhms 5V PU and 2KOhms 3. 3V PU on FPGA side. Our schematic look like this one: This glitch is part of the normal operation of the DDC buffer in the AD8195. The glitch only occurs on the rising edge of the transmitting side of the DDC transaction and therefore should not adversely affect the receiving device.


AD8195 and DDC buffers
Click here to download the full size of the above Circuit.

Perhaps there is another issue causing the read/write errors. I`ll be happy to help diagnose the issue. What is the source device What is SCL frequency Do failures occur during reads or writes or both Can you provide a view of the failing DDC transaction both on input and output of AD8195




Leave Comment

characters left:

Related Circuits

  • New Circuits

    .

     


    Popular Circuits

    Speech Recorder (ISD2560)
    Magnetic Field Meter
    LED Flasher Circuit Using Transistors
    easy build motocycle alarm
    The Application of TDC-GP21 in Ultrasonic Heat Meter
    555 timer
    burglar alarm using ic timer 555556
    Touch Plate Circuit With High Sensitivity PCB
    Domestic Seismic Alarm
    Basic current to voltage converter



    Top