AD8195 and DDC buffers


Posted on Feb 4, 2014

The DDC lines on HDMI connector side are 47KOhms 5V PU and 2KOhms 3. 3V PU on FPGA side. Our schematic look like this one: This glitch is part of the normal operation of the DDC buffer in the AD8195. The glitch only occurs on the rising edge of the transmitting side of the DDC transaction and therefore should not adversely affect the receiving device.


AD8195 and DDC buffers
Click here to download the full size of the above Circuit.

Perhaps there is another issue causing the read/write errors. I`ll be happy to help diagnose the issue. What is the source device What is SCL frequency Do failures occur during reads or writes or both Can you provide a view of the failing DDC transaction both on input and output of AD8195




Leave Comment

characters left:

Related Circuits

  • New Circuits

    .

     


    Popular Circuits

    The anti exciting type switching power supply based on FSDM0565R is designed
    Easy 24C I2C Serial EEPROM Interfacing with AVR Microcontrollers
    Op-Amp Pulse Generator Circuits
    Tilt Alarm Circuit
    4 Channel Portable Audio Mixer
    Low power monostable circuit diagram
    AD574 and PC bus interface circuit
    915MHz Power Amplifier RF2155 circuit diagram
    555 car circuit diagram of the device
    A digital display timer circuit diagram



    Top