Programmable Frequency Divider

Posted on Sep 7, 2012

This divider uses a variable-length shift register, a type-D flip-flop, and an inverter. The clock feeds the

Programmable Frequency Divider
Click here to download the full size of the above Circuit.

flip-flop clock input and the output of the shift register feeds the D input of the flip-flop. The FF output is tied back to the reset input of the shift register so that each clock pulse shifts a " " into the 4557. N+1 cycles after the reset pulse is removed. The first "1" will propagate through the register output. The "1" is latched into the FF on the clock"s next falling edge and fed back to the 4557 reset pin, which resets the shift register to zero. When a zero is clocked into the flip-flop on the next falling clock edge, the reset is removed, restarting the process. The divide ratio is (N+2), where = the binary number that is programmed into 4557.

Leave Comment

characters left:

New Circuits



Popular Circuits

27mhz intercom walkie talkie circuit
ve7gc popcorn rf preamplifier circuit
pic16f877 based controllable digital 25
park aid schematics
Thrifty 2Hz Clock
Fun with Geissler tubes
Circuit diagram of an analog circuit PWM
TDA6103Q having a feedback factor of the test circuit
Single-phase torque motor speed control circuit 2
TA7366 67 five lights single drive circuit