Performance sample and hold


Posted on Oct 17, 2012

When switch SWl is positive, the FET is turned on, and has a resistance of about 400 ohm. The input voltage charges up the capacitor through the FET. When SWl is negative, the FET is turned off (pinched off). To get a long storage time, the op amp must have a very low input bias current. For the CA3140, this current is about 10 pico amps.


Performance sample and hold
Click here to download the full size of the above Circuit.

The rate at which the capacitor will be discharged by this current is based on the equation, C (dv/dt) = i where dv/dt is the rate of change of voltage on the capacitor.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Temperature Controlled Relays 4001/4011
TONE CONTROL AND SUBWOOFER OUT
LED runner with 74LS163
Wien-bridge-filter
Supply-voltage-splitter
Combination Voltage And Current Regulator Circuit
Conversion Receiver For 160 To 20M Circuit
Advanced appliance timer
calibration
Few Switching regulator circuits
Thermometer meter slinger 2
Transistor Tutorial history sample circuits



Top