Performance sample and hold

Posted on Oct 17, 2012

When switch SWl is positive, the FET is turned on, and has a resistance of about 400 ohm. The input voltage charges up the capacitor through the FET. When SWl is negative, the FET is turned off (pinched off). To get a long storage time, the op amp must have a very low input bias current. For the CA3140, this current is about 10 pico amps.

Performance sample and hold
Click here to download the full size of the above Circuit.

The rate at which the capacitor will be discharged by this current is based on the equation, C (dv/dt) = i where dv/dt is the rate of change of voltage on the capacitor.

Leave Comment

characters left:

New Circuits



Popular Circuits

Signal Generator 20KHz
Vu Meter For Amplifiers
Push-Pull Class A Amplifier
220 V LED Night light
Audio sine-wave generator
Dual over-under temperature monitor
Detector And Controller
Full-Cup Detector For The Blind
Police siren
tfds4500 infrared adapter serial
operating modes
LED Sound level display circuit by using IC LM3915
Glolab 4 Bit Encoder/Decoder for Wireless and Infrared
Selfrunning Free Energy 5 KW Kapanadze 3