Performance sample and hold


Posted on Oct 17, 2012

When switch SWl is positive, the FET is turned on, and has a resistance of about 400 ohm. The input voltage charges up the capacitor through the FET. When SWl is negative, the FET is turned off (pinched off). To get a long storage time, the op amp must have a very low input bias current. For the CA3140, this current is about 10 pico amps.


Performance sample and hold
Click here to download the full size of the above Circuit.

The rate at which the capacitor will be discharged by this current is based on the equation, C (dv/dt) = i where dv/dt is the rate of change of voltage on the capacitor.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Sound AC switch
Low-voltage-wien-bridge-oscillator
Polarity Indicator Circuit
flip flop led flashing circuit
1 hour timer circuit with 4011 and 4020 ICs
Sound operated flip flop
Universal AC Motor Speed Controller Kit
Simple Microphone Preamplifier Project
CoSaTrak drive satellite tracking circuit
Level led level meter display driver IC a circuit diagram



Top