Hour time-delay sampling circuit

Posted on Feb 25, 2013

The circuit lowers the effective peak current of the output PUT, Q2. By allowing the capacitor to charge with high gate voltage and periodically lowering gate voltage, when Ql fires, the timing resistor can be a value which supplies a much lower current than IP. The triggering requirement here is that minimum charge to trigger flow through the timing resistor during the period of the Ql oscillator.

Hour time-delay sampling circuit
Click here to download the full size of the above Circuit.

This is not capacitor size dependent, only capacitor leakage and stability dependent.

Leave Comment

characters left:

New Circuits



Popular Circuits

Digital Function Generator (MEGA16-P)
Bunch connect the compensating type UPS cascade converter in parallel to study
CAN bus line communication modular design of one-chip computer and MCP2510
Design Parallel Port Interface Project PCB
Voltmeter with LED for car battery PCB
Bedside Lamp Timers
ECM Mic Preamp Project
Display circuit
Motionless Electromagnetic Generator (MEG) Free energy
Four-way operation of the dynamic braking circuit