Hour time-delay sampling circuit


Posted on Feb 25, 2013

The circuit lowers the effective peak current of the output PUT, Q2. By allowing the capacitor to charge with high gate voltage and periodically lowering gate voltage, when Ql fires, the timing resistor can be a value which supplies a much lower current than IP. The triggering requirement here is that minimum charge to trigger flow through the timing resistor during the period of the Ql oscillator.


Hour time-delay sampling circuit
Click here to download the full size of the above Circuit.

This is not capacitor size dependent, only capacitor leakage and stability dependent.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

AM Broadcast Transmitter schematic
Invisible infrared pulsed laser
12-Vdc-battery-operated-120-vac-power-source
Metal Detector Circuit Schematic using Beat Frequency Oscillator (BFO)
signal tracer and injector
AVR Serial Port Programmer
Bluetoothß„? Front-end Ic T7024 Design Guide
Long Delay TimerCircuit
Simple Infrared Control Extender
SMPSU With A Relay
Electron Collection and Emission Using a Flyback Transformer
450 800Hz signal generator circuit diagram
W7800 by the application circuit composed of power supply tracking
With a CD4013 Touch delay saving lamp production



Top