Hour time-delay sampling circuit

Posted on Feb 25, 2013

The circuit lowers the effective peak current of the output PUT, Q2. By allowing the capacitor to charge with high gate voltage and periodically lowering gate voltage, when Ql fires, the timing resistor can be a value which supplies a much lower current than IP. The triggering requirement here is that minimum charge to trigger flow through the timing resistor during the period of the Ql oscillator.

Hour time-delay sampling circuit
Click here to download the full size of the above Circuit.

This is not capacitor size dependent, only capacitor leakage and stability dependent.

Leave Comment

characters left:

New Circuits



Popular Circuits

RF-telemetry transmitter features minimal parts count
Stereo VU Meter
SWR Meter
Negative Voltage from single positive power Supply
Simple 2M 6M Transverter Circuit
Circuits Schematic Mono Audio Mixer
Ultrasonic Radar
counter down timer circuit
Sound Level Indicators
ISL88731 SMBus Level 2 Battery Charger
Short Range Personal Radar Circuit
Two electric motors or electrical interlocking control circuit
Bookshelf 01 active speakers