The CDMS II Veto Readout Electronics

Posted on Feb 5, 2014

A Prototype Sample and Hold Circuit -The original idea for the veto front end amps was to continually sample the input pulse height and hold the pulse height for any pulses passing a low voltage threshold (~10mV). This mixed analog and digital circuit was actually made to work. Unfortunately, the highly variable risetimes of the input pulses cause

The CDMS II Veto Readout Electronics
Click here to download the full size of the above Circuit.

d large pulse height errors for all but a very limitied range of input pulse heights.

Leave Comment

characters left:

Related Circuits

  • New Circuits



    Popular Circuits

    pipe descaler schematics
    Digital code lock
    Low Cost Dimmable Led Ballast Using The Valley Fill Current Shaping Circuit
    Fog Lamp Sensor Circuit
    10 Mhz QRSS Beacon
    High Speed Photography Strobe Light
    Notch Filter
    Power Power Outages after the call prohibit a re-closure circuit