Clock multiplier circumvents PLL


Posted on Apr 5, 2012

Using a standard PLL circuit, such as the CMOS 4046B with some passive components, is a well-known way to design a clock multiplier. Unfortunately, using a PLL in a digital circuit has two disadvantages: It takes a long time for the circuit to reach a stable output frequency, and the frequency-drift compensation has a complex design.






Leave Comment

characters left:

Related Circuits

  • New Circuits

    .

     


    Popular Circuits

    Low-frequency-converter
    Four-Quadrant Dimmer
    6V Gel Cell Battery Charger
    Basic Transistor Circuits
    Auxiliary Lighting Circuit



    Top