Clock multiplier circumvents PLL

Posted on Apr 5, 2012

Using a standard PLL circuit, such as the CMOS 4046B with some passive components, is a well-known way to design a clock multiplier. Unfortunately, using a PLL in a digital circuit has two disadvantages: It takes a long time for the circuit to reach a stable output frequency, and the frequency-drift compensation has a complex design.

Leave Comment

characters left:

New Circuits



Popular Circuits

Low battery indicator
Precision Full-Wave Rectifier
Resistive Sensor Head (A2053) Manual
Honda Motorcycle CB750F Wiring Diagram
Bots Circuit Designs
transformer Single pole AC to DC conversion circuit
TDA2549 TDA2549 I.F. Amplifier And Demodulator For Multistandard TV Receivers
TDA9813T TDA9813T VIF-PLL With QSS-IF And Dual FM-PLL Demodulator
TDA7000 fm radio integrated circuit design
12V DC power supply circuit
50W Tube-Valve SW transmitter