Clock multiplier circumvents PLL


Posted on Apr 5, 2012

Using a standard PLL circuit, such as the CMOS 4046B with some passive components, is a well-known way to design a clock multiplier. Unfortunately, using a PLL in a digital circuit has two disadvantages: It takes a long time for the circuit to reach a stable output frequency, and the frequency-drift compensation has a complex design.






Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Sca background music decoder
150 watt amplifier circuit
fm bug
building synchronous clock
SSB
DC Voltmeters
3 phase sinewave generator
LED Thermometer
LM386 making music with a voice-activated lights circuit
Dual adjustable power supply circuit



Top