Clock multiplier circumvents PLL


Posted on Apr 5, 2012

Using a standard PLL circuit, such as the CMOS 4046B with some passive components, is a well-known way to design a clock multiplier. Unfortunately, using a PLL in a digital circuit has two disadvantages: It takes a long time for the circuit to reach a stable output frequency, and the frequency-drift compensation has a complex design.






Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

H-Bridge
Hear with Ultrasound Using Flanagan Neurophone
Battery charger circuit using L200
usb joystick
voltage to frequency converter icl8038
MS6712 4 Stereo Inputs And 4-Channel Outputs Volume Tone Balance Fader Loudness And Selectable Input Gain
dvi to par digital video interface with lcd
arm7 slicker article
Hardware Schematics



Top