Gated clock has duty-cycle control


Posted on Jun 17, 2012

The circuit in Figure 1 produces clock pulses with variable duty cycle from a gated clock. The output of the circuit, pulse, is always 180° out of phase with the clock input. When the delay-logic elements, IC5 and IC7, have the same propagation delays, the duty cycle of the circuit`s output is 50%. The circuit produces gated clock pulses when the gate input, gate, is high and the active-low reset, reset_n, is high.






Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Dual-tone car horn
Dremel Speed Controller
Shift register
TYPICAL TRANSISTOR CIRCUIT
Few words about CPLD
audio visual indicator for telephone circuit diagram
SIMPLE LED THERMOMETER
Delay circuit diagram of energy-saving lamps



Top