Sample and hold


Posted on Nov 17, 2012

The JFETs, Ql and Q2, provide complete buffering to Cl, the sample and hold capacitor. During sample, Ql is turned on and provides a path, rds(on), for charging Cl. During hold, Ql is turned off, thus leaving Ql Id (< 100 pA) and Q2 Igss (< 100 pA) as the only discharge paths


Sample and hold
Click here to download the full size of the above Circuit.

Q2 serves a buffering function so feedback to the LM101 and output current are supplied from its source.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Timed Beeper
Surround Sound Decoder
Servo motor drive amplifier
Speaker Protector Circuit
Bathroom Water Heater Timer
Lead acid battery charger
LM3551 LM3552 led driver schematic circuit design
ZX Interface 2
balanced ground
MW0LLO RF Milliwatt Meter
BUG DETECTOR
GSM modem circuit with Wavecom WMOi3



Top