Sample and hold

Posted on Nov 17, 2012

The JFETs, Ql and Q2, provide complete buffering to Cl, the sample and hold capacitor. During sample, Ql is turned on and provides a path, rds(on), for charging Cl. During hold, Ql is turned off, thus leaving Ql Id (< 100 pA) and Q2 Igss (< 100 pA) as the only discharge paths

Sample and hold
Click here to download the full size of the above Circuit.

Q2 serves a buffering function so feedback to the LM101 and output current are supplied from its source.

Leave Comment

characters left:

Related Circuits

  • New Circuits



    Popular Circuits

    Ground tester
    FM radio antena amplifier
    Single Capacitor Powers Audio Mixer
    M66T Melody Generator diagram
    Circuit DIY of the inverter (picture and text is explained in detail)
    The method of temperature controlling system of producing one-chip computer calorstat is analyzed
    arduino How to make a clean amplified microphone analog to digital conversion
    octopus curve tracer
    Diodes for crystal receivers
    Opto Isolated Emulation For The Debugwire
    Lightning Detector Circuit
    SPDIF Monitor Circuit
    Pioneer CLD-1090
    Closed loop power control with a single speed