Sample-and-hold


Posted on Mar 8, 2013

The LM101A provides gain and buffers the input from storage capacitor C2. R2 adds a zero in the open loop response to compensate for the pole caused by the switch resistance and C2, improving the closed-loop stability. R1 provides a slight delay in the digital drive to pins 1 and 9. C1 provides cancellation of coupled charge, keeping the sample-and-hold offset below 5 mV over the analog signal range of -10 through +10 V.


Sample-and-hold
Click here to download the full size of the above Circuit.

Aperture time is typically 1 p.s, the switcl>.ing time of the DG441. Acquisition time is 25 p.s, but this can be improved by using a faster slewing op amp. Droop rate is typically less than 5 mV/s at 25°C.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

AC Millivoltmeter Adapter
ltc4000 lifepo4 battery charger circuit design
uhf antenna amplifier booster
Electronics Engineering Herald - online magazine of electronics -home
Advantages and challenges of third-overtone IC crystals
Power Supply
Mains Slave Switcher II
Practical Data Acquisition using a Windows based Power Meter
DIY TCI + CDI Trigger
8-bit bus control widely used 12-bit DA converter Universal
Audio AGC amplifier circuit
Four reverse brake circuits to operate energy



Top