Peak voltage sample and hold circuit


Posted on Mar 28, 2007

Peak voltage sample and hold circuit: peak voltage sample and hold circuit is shown in Figure 12-50. Peak voltage sample and hold circuit south chip sample and hold chip LF398 and a voltage comparator LM311 constitution. LF398 output and input voltages


Peak voltage sample and hold circuit
Click here to download the full size of the above Circuit.

LM3J1 by comparing t When U. Uo time. LM311 output high, to LF398 logic control terminal 8 feet, LF398 in the sampling state state} When Ul peak and decline, U, <U., Output low voltage comparator LM311, LF398: Logic control terminal set to low level, so LF398 hold. Since the LM311 use open collector output, so an pull-up resistor. By the overvoltage detection circuit output terminal sent pulse control circuit switch is turned on, the sampling capacitor discharges never had electricity, otherwise sampling circuit has been tracking the peak change.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Arduino-based AVR High Voltage Programmer
Stereo Audio Amplifier 2x2W or mono 5W ( TEA2025 )
Sequential flasher
Is there a simpler solution for highside current sensing here
BATTERY MONITOR
lights led circuits schematics
8 Channel software controlled fanbus with PWM
Phone to Microcontroller interfacing with DTMF



Top