Motorola SN54 Demultiplexer Logic Diagram and Datasheet

Posted on Feb 6, 2014

Motorola SN54/74LS138 known to be 1-of-8 decoder or demultiplexer which is designed for high speed bar memory chip select address decoding. Below diagram illustrates logic diagram of this SN54/74LS138 demultiplexer. According to the SN54 datasheet, multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 li

Motorola SN54 Demultiplexer Logic Diagram and Datasheet
Click here to download the full size of the above Circuit.

nes) decoder with just four LS138s and one inverter. Diagram

Leave Comment

characters left:

Related Circuits

  • New Circuits



    Popular Circuits

    Increasing Regulator Current
    Low Cost High Voltage Power Supply
    Flame gas and smoke detector
    2 Watt FM Transmitter
    op amp Why does this current limiter circuit oscillate
    discussing output stage of square wave
    Rainwater Storage Gauge
    CS4328 18-Bit Stereo D/A Converter For Digital Audio
    450 800Hz signal generator circuit diagram
    It can produce 10mV- compensation voltage temperature compensation voltage generating circuit