Motorola SN54 Demultiplexer Logic Diagram and Datasheet

Posted on Feb 6, 2014

Motorola SN54/74LS138 known to be 1-of-8 decoder or demultiplexer which is designed for high speed bar memory chip select address decoding. Below diagram illustrates logic diagram of this SN54/74LS138 demultiplexer. According to the SN54 datasheet, multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 li

Motorola SN54 Demultiplexer Logic Diagram and Datasheet
Click here to download the full size of the above Circuit.

nes) decoder with just four LS138s and one inverter. Diagram

Leave Comment

characters left:

New Circuits



Popular Circuits

14MHz SSB 10mW transceiver
Null detector
Low voltage detector
Auto Ignition Cut-Off
Use Analog Techniques To Measure Capacitance In Capacitive Sensors
circuit transistor tester
single chip am radio circuit
microcontroller 16f707 capacitive touch button
IR Remote Control Jammer With 2N4403 PNP Transistor
Electrical modeling of a nanopore measurement
PTT Schematic
Microphone AGC amplifier