Digital to Analog

The step size of the converter is variable by selection of the high order data bits. The first DAC, A, has a stable reference current supplied via the 10.24 V reference IC and Rl. R2 provides bias cancellation. As shown, only the first 4 MSB inputs are used, giving a step size of 225/256 2.048/16 = 0.127 mA. This current supplies the reference for DAC whose step size is then 0.1275/256 = 0.498 µ. Complementary voltage outputs are available for unipolar output and.....

Views: 2050 | Votes: 86 | Comments: 0 | Rating: 3 | Rank: 5 | Added: Mar 30, 2013 |

This peak detector uses a CA3100 BiMOS op amp as a wide-band noninverting amplifier to provide essentially constant gain for a wide range of input frequencies. The IN914 clips the negative half of VfN (R4)/(R3) (R5). ..

Views: 3 | Votes: 89 | Comments: 0 | Rating: 0 | Rank: 5 | Added: Feb 22, 2013 |

If a DAC is operated in the feedback loop of an operational amplifier, then the amplifier gain is inversely proportional to the input digital number or code to the DAC..

Views: 5718 | Votes: 77 | Comments: 0 | Rating: 6 | Rank: 5 | Added: Jan 30, 2013 |

The front end of the DAC is configured differentially using dual eight-input IC multiplexer 1H6216 and three LM156 op amps. Following the differential amplifier is the programmable gain stage discussed earlier, with a low-pass filter on the output feeding the IH5110 sample and hold amplifier. The output of the IH5110 is connected to the comparator input, -input LM301, through the internallO-K!l feedback resistor of the 7541 multiplying dia converter. ..

Views: 2 | Votes: 108 | Comments: 0 | Rating: 0 | Rank: 5 | Added: Jan 30, 2013 |

A 555 timer can be configured to simulate a multi-gang potentiometer by controlling the mark-space ratio. ..

Views: 2 | Votes: 28 | Comments: 0 | Rating: 8 | Rank: 5 | Added: Jan 21, 2013 |

Figure A is an R/2R resistor ladder. Each switch that is closed increases the amount of current at . A simple channel A/D converter is shown in Fig. B. The voltage reference (D2) is common to all channels, but-the value of the dropping resistor (R9) varies as the number of DACs installed in the system. IC15 is a DAC0808 A/D converter chip...

Views: 12 | Votes: 47 | Comments: 0 | Rating: 6 | Rank: 5 | Added: Dec 24, 2012 |

This design allows high frequency signal handling and high toggle rates simultaneously..

Views: 4189 | Votes: 8 | Comments: 0 | Rating: 6 | Rank: 5 | Added: Dec 7, 2012 |

Two MC1408—8-bit D/A converters, A and in the circuit diagram, are used. The four least-significant bits of A are tied to zero. The four most significant bits of the 12-bit data are connected to the remaining four input pins. The eight least significant bits of the 12-bit data are connected to the eight input pins of B. The four most significant bits of the 12-bit data together have a weight of 16 relative to the remaining eight bits. Hence, the output from is.....

Views: 2570 | Votes: 86 | Comments: 0 | Rating: 9 | Rank: 5 | Added: Nov 27, 2012 |

The following applications circuits are intended to illustrate the following points: A 2-KO resistor should be in series with V + to limit supply current with negative ringing oi the bit. inputs. Temperature compensation for Rns(on) can be provided in the feedback path of the op amp. ..

Views: 13 | Votes: 61 | Comments: 0 | Rating: 4 | Rank: 5 | Added: Aug 2, 2012 |

Where N is the binary number from 0 to 15 formed by the digital input. If the analog input is a fixed de reference, the circuit is a conventional 4-bit D to ac signal, in which case the output is the product of the analog signal and the digital signal. The circuit on the left is a programmable attenuator with weights of 0, 1/4, 1/2, or 3/4. The circuit on the right is a noninverting adder, which adds weights to the first output of 0, 1/16, 1/8, or 3/16. ..

Views: 1 | Votes: 34 | Comments: 0 | Rating: 4 | Rank: 5 | Added: Jul 9, 2012 |

Three CD4007 A IC packages perform the switch function using a 10-V logic level. A single 15-V supply provides a positive bus for the follower amplifier and feeds the CA3085 voltage regulator. The scale adjust function is provided by the regulator output control, which is set to a nominal10 V in this system. The line-voltage regulation (approximately 0.2%) permits 9-bit accuracy to be maintained with a variation of several volts in the supply. System power consumption.....

Views: 4 | Votes: 28 | Comments: 0 | Rating: 1 | Rank: 5 | Added: May 27, 2012 |

With this double latch technique, valid data will be latched to the DAC until updated with the E2 pulse...

Views: 1972 | Votes: 26 | Comments: 0 | Rating: 9 | Rank: 6 | Added: May 22, 2012 |

This circuit will convert four-bit BCD into a variable voltage from 0-9 V in 1 V steps. The SN74141 is a Nixie driver, and has ten open-collector outputs. These are used to ground a selected point in the divider chain determined by the BCD code at the input, and so produce a corresponding voltage at the output. Accuracy of the circuit depends on the tolerance of the resistors and the accuracy of the reference voltage. However, presets can be used in the divider chain, with.....

Views: 1998 | Votes: 33 | Comments: 0 | Rating: 9 | Rank: 5 | Added: Apr 10, 2012 |

The availability of a seemingly limitless variety of monolithic DAC chips makes it easy to implement most digital-to-analog-conversion applications with a single off-the-shelf device. Sometimes, an unusual set of requirements necessitates a multichip approach, however. One example of such a requirement is the need for nonvolatility of the DAC`s setting in power-up and -down cycles...

S/PDIF is an acronym for Sony /Philips Digital Interface (or Sony /Philips Digital Interconnect Format). The full specification for the S/PDIF interface consists of hardware and software, but only the hardware side will be discussed here - the software is looked after by the various interface ICs. The hardware interface is the physical connection medium that is used to send data between any two devices...

Audio signal processing sometimes requires splitting or "panning" a single signal source into multiple channels. This application note describes how CMOS M-DACs can control the relative signal levels of the derived channels...

LOGDACs are CMOS Multiplying DACs With an Expontial (Anti-Logarithmic) Digital-to-Analog Transfer Characteristic (Rar Than a Linear D/A Transfer Characteristic)...

You can use a simple µC to continuously program an audio DAC so that it operates in a 20-bit resolution mode ( Figure 1 ). After power-on, the PCM1710 delta-sigma DAC (Burr-Brown Corp, www.burr-brown.com) operates in its default 16-bit resolution mode...

To effect A/D and D/A conversion using ASICs, you usually need mixed-signal analog and digital processing. Mixed-signal silicon is more expensive than purely digital circuitry to process and test. In the case of FPGAs, you need external conversion circuits. However, it is possible to perform A/D and D/A conversions using strictly digital circuits. Figure 1 shows a dual 10-bit D/A converter that uses stochastic logic to provide the two converted analog voltages and their.....

Simple CMOS Multiplying DAC Circuit Provides Digital Control of Gain and Attenuation of Analog Signal...