Posted on Jan 10, 2013

A 1-V amplitude pulse triggers SCSl, but has insufficient amplitude to trigger SCS2. A 3-V input pulse is delayed in reaching SCSl by the 10-KO and .001-!`F integrating network. Instead, it triggers SCS2, then raises the common emitter voltage to prevent SCSI from triggering.

Click here to download the full size of the above Circuit.

The 100-KO resistors suppress the rate effect.

Leave Comment

characters left:

New Circuits



Popular Circuits

audio notch filter
radio transmission to get the GPS data
power supply schematic
Cat and Dog Repeller
SW RF Pre-Amplifier
AVR Color Clock
Remote-controlled preamplifier
24v to 16v circuit diagram of a buck
Application circuit biaxial magnetic field sensor