Posted on Jan 10, 2013

A 1-V amplitude pulse triggers SCSl, but has insufficient amplitude to trigger SCS2. A 3-V input pulse is delayed in reaching SCSl by the 10-KO and .001-!`F integrating network. Instead, it triggers SCS2, then raises the common emitter voltage to prevent SCSI from triggering.

Click here to download the full size of the above Circuit.

The 100-KO resistors suppress the rate effect.

Leave Comment

characters left:

New Circuits



Popular Circuits

autodetects baud rate circuit MAX202 and PIC16C54
Pushbutton-Controlled Power Switch
Audio Car Stereo Audio Amplifier with TDA1553CQ
Transistor LED flasher
U-110 1.5 Mhz Current Mode Ic Controlled 50-watt Power Supply
AC Motor Speed Controller Circuit
Wirelessly Powering a Swarm of Robots
XenonS130 Reference
Consisting of a plurality of parallel MOSFET high current output linear regulator circuit MIC5158