Posted on Jan 10, 2013

A 1-V amplitude pulse triggers SCSl, but has insufficient amplitude to trigger SCS2. A 3-V input pulse is delayed in reaching SCSl by the 10-KO and .001-!`F integrating network. Instead, it triggers SCS2, then raises the common emitter voltage to prevent SCSI from triggering.

Click here to download the full size of the above Circuit.

The 100-KO resistors suppress the rate effect.

Leave Comment

characters left:

New Circuits



Popular Circuits

Neon Desk lamp
Low-pass filter
Wien bridge oscillator
Temperature-to-frequency converter
August 2009
ir remote switch
2d Contact Robotics
ADEV Development System
Water Level Alert
Press light switch double circuit 9
DZW75-48 50 50II high-frequency rectifier circuit
Eggs warming control circuit