Posted on Jan 10, 2013

A 1-V amplitude pulse triggers SCSl, but has insufficient amplitude to trigger SCS2. A 3-V input pulse is delayed in reaching SCSl by the 10-KO and .001-!`F integrating network. Instead, it triggers SCS2, then raises the common emitter voltage to prevent SCSI from triggering.

Click here to download the full size of the above Circuit.

The 100-KO resistors suppress the rate effect.

Leave Comment

characters left:

New Circuits



Popular Circuits

Regenerative AM Receivers
No-bias L-C High-Frequency Oscillator
water level circuit
Variable Dc Power Supply
Coal stove door automatic door remote control circuit
Precision digital timing controller circuit (CC4013, CC440, CC4060, G1555)
Blackout emergency lights circuit 2
Echo Depth Sounding Sonar for Boats