Posted on Apr 23, 2012

The purpose of D-type flip-flop IC2 is to synchronize the input signal with the clock pulse. When the clock pulse changes from low to high and the input is high, IC2 output is high. Subsequently, IC3 resets to zero and starts counting up. Until the counter counts to ten, the counter is inhibited. Thus, the number of pulses of the output of IC3 is ten times input pulse. The designed frequency of the clock pulse must be ten times higher than the maximum frequency of the input.

Click here to download the full size of the above Circuit.

IC4 and IC5 are cascaded to form a two decade programmable down counter. Since the number of pulses appearing at the input of the down counter is ten times the input to the divider, the effective range of the divisor for this divider is 0.1 to 9.9.

Leave Comment

characters left:

New Circuits



Popular Circuits

PC interfaced Security System
Simple Staircase Generator
Dual limit comparator
1 watt PLL portable fm transmitter circuit
Alarms and security related schematics
Polaris Jet Ski Model SLTX 1050
Controlling Stepper Motors Using Power IO Wildcard MOSFET Driver
380MHz RF2175 linear amplifier circuit diagram