SCR UJI TIME DELAY


Posted on Feb 5, 2014

Timing interval is initiated by applying power, and is determined by RT-CT. At end of interval, unijunction transistor triggers silicon controlled rectifier, to apply essentially full supply voltage to load. Delay range is from 0. 4millisec to 1 minute. -`Transistor Manual, ` Seventh Edition, General Electric Co. 1964, p 321.


SCR UJI TIME DELAY
Click here to download the full size of the above Circuit.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

G STRAIN ENERGY ABSORBER
Precision solid state time delay circuit
Automatic Tr Switch Circuit
PIC16F628 Digital Clock Timer circuit and explanation
Motorola SN54 Demultiplexer Logic Diagram and Datasheet
Servo Driver
Cheap surround sound system circuit diagram
Direct infrared remote control switch circuit diagram composed of LS-2



Top