Adc


Posted on Sep 3, 2012

Conversion speed of this design is the sum of the delay through the comparator and the decoding gates. Reference voltages for each bit are developed from a precision resistor ladder network. Values of R and 2R are chosen so that the threshold is 1/z of the least significant bit. This assures maximum accuracy of ±112 bit.


Adc
Click here to download the full size of the above Circuit.

The individual strobe line and duality features of the NE521 greatly reduced the cost and complexity of the design.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

2 channel 100W min AF Power Amplifier STK4231II
three phases DC voltage regulation power supply control cipher scheme of LTC3731H
Crystal Oscillators
ESR & Low Resistance Test Meter
Lithium-Polymer Peak Charger
Self-Powered Fast Battery Tester Schematic
How to make a JDM Programmer
Flooding rats Electronic cat
Electronic circuit steady speed motor application



Top