Adc


Posted on Sep 3, 2012

Conversion speed of this design is the sum of the delay through the comparator and the decoding gates. Reference voltages for each bit are developed from a precision resistor ladder network. Values of R and 2R are chosen so that the threshold is 1/z of the least significant bit. This assures maximum accuracy of ±112 bit.


Adc
Click here to download the full size of the above Circuit.

The individual strobe line and duality features of the NE521 greatly reduced the cost and complexity of the design.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Church bell Controller with ATmega32
Two Channel Audio Mixer
3 input microphone preamplifier
2N6766 FET Derating Curve
Antenna Combiner
Basic circuit diagram of a 2.4 GHz radio system-on-chip CC2430
Full bridge current driven vertical deflection amplifier circuit diagram TDA4866
100W power amplifier circuit diagram TDA7293
BA328 stereo preamplifier circuit



Top