Posted on Jan 10, 2013

A 1-V amplitude pulse triggers SCSl, but has insufficient amplitude to trigger SCS2. A 3-V input pulse is delayed in reaching SCSl by the 10-KO and .001-!`F integrating network. Instead, it triggers SCS2, then raises the common emitter voltage to prevent SCSI from triggering.

Click here to download the full size of the above Circuit.

The 100-KO resistors suppress the rate effect.

Leave Comment

characters left:

New Circuits



Popular Circuits

Breadboard header for ATTiny
Dc linear coupler
Fast Symmetrical Zener Clipper
LINUSBot - Line Follower Robot using Arduino
Hi-Fi Tone Control
Low Voltage High Current Time Delay Circuit
1993 vw passat electrical schematic
internal resistance tester for
Higher Order Filters
microSD ATmega32 Data-Logger
Build a USB Powered AA NiMH and NiCd Battery Charger
Christmas LED Light String Display
TDA4866 test circuit diagram