S/R Flip-Flop


Posted on Mar 11, 2013

This circuit combines the characteristics of an asynchronous S/R flip-flop and an edge-triggered JK flip-flop. It changes sta


S/R Flip-Flop
Click here to download the full size of the above Circuit.

te on the leading edges of its inputs, and ignores the levels at all other times. In operation, outputs of both D flip-flops are normally high, going low for brief periods after seeing an edge at their respective clock inputs.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Locked Loop Synchronous Demodulator
Strobo triggering schematics
SCR relaxation flasher
Nicad Battery Tester
Stepper Motor Speed And Direction Controller
Nokia 7610 MMC Corrupt Problem Picture Help
Audio level meter using LM3915
atmega8 voltmeter
Expressive Arduino Midi Sequencer
Piezoelectric alarm rings clear as a bell
Wien oscillator
Switch-Mode Power Supply
LM Frequency Meter



Top