Simplest Solid State Tesla Switch

Not rated 28,667

Circuit Image

This circuit is designed for ease of tuning. When the pulse voltage reaches 6V, all transistors operate as open switches, eliminating the risk of battery shorts. The pulse voltage source V5 can be substituted with a 555 astable circuit. The voltage V6 can be generated using a voltage divider consisting of two 5K resistors, powered by the same source as the 555 circuit. All JBT transistors can be replaced with equivalent MOSFETs. The circuit utilizes a voltage-dependent current source and a resistor to simulate transformer behavior. Alternatively, four transformers can be used in the implementation, as MOSFETs are generally more efficient than JBTs due to their lack of gate current. No diodes are employed for switching in this circuit. LTspice simulation has been conducted, and the current plot over the load resistor R3 is provided below, with the omission of the two capacitors at each end of R3 for simulation purposes; these should be included in practical implementations. The MOSFETs require a low-power 30V step-up voltage regulator, which can be constructed using an iron dust or ferrite core along with a single MOSFET switching circuit. The 555 timer operates at 12V DC, but its output must be boosted to 30V peak-to-peak to effectively switch the NPN and PNP transistors on and off.

This circuit configuration is notable for its simplicity and efficiency, particularly in applications requiring precise control over switching elements. The use of a 555 timer in astable mode allows for the generation of a square wave signal, which can be adjusted for frequency and duty cycle to suit specific operational requirements. The voltage divider arrangement for V6 ensures that the voltage levels are appropriately set for the subsequent stages of the circuit, facilitating reliable transistor operation.

The replacement of JBT transistors with MOSFETs is advantageous due to the inherent characteristics of MOSFETs, which include higher switching speeds and reduced power loss during operation. The absence of diodes for switching further simplifies the design, minimizing component count and potential failure points. The voltage-dependent current source and resistor combination effectively emulate transformer action, enabling the circuit to handle varying load conditions without significant performance degradation.

The LTspice simulation results provide valuable insights into the circuit's performance, particularly the current behavior through the load resistor R3. It is crucial to include the capacitors at the load in practical implementations, as they play a vital role in stabilizing voltage and filtering high-frequency noise, thus enhancing overall circuit reliability.

The proposed 30V step-up voltage regulator is a critical component for driving the MOSFETs, ensuring that they operate within their optimal voltage range. The choice of using an iron dust or ferrite core for the regulator indicates a focus on efficiency and compactness in the design. The 555 timer's requirement for a 30V peak-to-peak output emphasizes the importance of ensuring that the switching transistors are adequately driven to prevent issues such as delayed switching or incomplete turn-on, which could lead to inefficiencies or circuit failure.

Overall, this circuit design exemplifies a well-thought-out approach to achieving efficient power management and control in electronic applications, making it suitable for a variety of uses in both experimental and practical scenarios.This circuit should be the easiest to tune as well (Reason: when the pulse is at 6V, all transistors should be open switch, so logically, there will never be battery shorts). The pulse voltage source V5 can be replaced by a 555 astable circuit. V6 can be obtained by using an equal voltage divider (two 5K resisters, for example) sharing the same power as the 555 circuit.

All the JBT transistors can be replaced with equiv. MOSFETs. I used voltage dependent current source and a resistor to mimick the behavior of a transformer. You can use 4 transformers instead in your implementation (MOSFETs are probably better than JBTs, I am affraid, as MOSFETs have no gate current). I used no diodes for switching purpose in this circuit. LTspice simulation is performed and the plot of the current over the load R3 is given below (I omitted the two capacitors at each end of the load R3 for the sake of simulation, in your implementation, you should include them).

This circuit should be the easiest to tune as well (Reason: when the pulse is at 6V, all transistors should be open switch, so logically, there will never be battery shorts).

The pulse voltage source V5 can be replaced by a 555 astable circuit. V6 can be obtained by using an equal voltage divider (two 5K resisters, for example) sharing the same power as the 555 circuit. All the JBT transistors can be replaced with equiv. MOSFETs. I used voltage dependent current source and a resistor to mimick the behavior of a transformer.

You can use 4 transformers instead in your implementation (MOSFETs are probably better than JBTs, I am affraid, as MOSFETs have no gate current).

I used no diodes for switching purpose in this circuit. LTspice simulation is performed and the plot of the current over the load R3 is given below (I omitted the two capacitors at each end of the load R3 for the sake of simulation, in your implementation, you should include them). The mosfets require a low power 30v step up voltage regulator which you can probably build yourself, using a iron dust or ferrite core & a single mosfet switching circuit.

The 555 timer is powered off 12 volts dc, however the output must be increased to 30 volts peak to peak to switch the npn & pnp transistor on & off properly.

🔗 External reference