8-Digit up-down counter


Posted on Jul 15, 2012

This circuit shows how to cascade counters and retain correct leading zero blanking. The NAND gate detects whether a digit is active since one of the two segments a or b is active on any unblanked number. The flip flop is clocked by the least significant digit of the high order counter, and if this digit is not blanked.


8-Digit up-down counter
Click here to download the full size of the above Circuit.

the Q output of the flip flop goes high and turns on the npn transistor, thereby inhibiting leading zero blanking on the low order counter.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Data Switch with LED
Super-sound-generator
Triac regulation of mains voltage
op amp square wave generator
Hall Effect Sensor Circuit
Xbee Wireless Servo Motor Control Circuit
MRC DCC Decoder
Ultrasonic remote control switch lighting circuit
Inductive switching power supply circuit diagram



Top