Vco


Posted on Jul 6, 2012

At startup, the voltage in the trigger input at pin 2 is less than the trigger level voltage, `13 VDD. caus ing the timer to be triggered via pin 2. The output of the timer at pin 3 becomes high, allowing capacitor c, to charge very rapidly through diode Dl and resistor Rl. When capacitor C, charges to the upper threshold voltage 2 /3 V00, the flip-flop is reset, the output at pin 3 decreases, and capacitor C, discharges through the current mirror, TLOll.


Vco
Click here to download the full size of the above Circuit.

When the voltage at pin 2 re-dches 1/3 VDD. the lower threshold or trigger level, the timer triggers again and the cycle is repeated.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Computer Serial Port interface
Over-voltage protection circuit
Troubleshooting a Triac Motor Control Circuit
vu meter
mjr7 mk3 mosfet audio power amplifier 70w
Phase Shift Oscillator
pulser 15hz 30khz zapper circuit
Hydro alarm circuit diagram using CMOS
Radiation Sensor Circuit
Muscular Bio-Stimulator
Garden Railway Sensors
Effective output 50W distortion rate of 0.003% thick film hybrid amplifier



Top