Frequency comparator II


Posted on May 10, 2012

The circuit provides unambiguous LED + or - bar readout with steps of 0.1%. The reference frequency is multiplied by the PLLIC1 and divider IC9 to output 64 ? F (ref) and this is then gated by dividing F (measure) by 32 in IC8 thus is F (ref) = (measure) then IC2 counts 1024 pulses. Should the count be more than 1031 than the latch IC4c/IC4a is set to indicate count too high (F (measure) F (ref)) and if the count is less than 1017 then IC3/IC4b indicate count too low (F (measure) F (ref).


Frequency comparator II
Click here to download the full size of the above Circuit.

These signals are latched by IC5 at the end of each period by the latch signal from IC6e. When the two frequencies are within + or - 0.6% the LSB's of the counter IC2 are decoded and latched by IC7 and displayed on LED's IC6c resets the counter after latching the data.




Leave Comment

characters left:

Related Circuits

  • New Circuits

    .

     


    Popular Circuits

    Cmos programmable divide-by-n counter
    Light Sensor Circuit Using Op Amp 741
    Prototype II
    All 7-pin Tube Based Phonostage
    Electrical_Subsystem
    pcb design Need second set of eyes on 555 50% duty cycle soldered protoboard
    trying to improve on the spi bus
    potential difference between point x and point y
    ATA5423 ATA5423 UHF Transceiver For ASK And FSK Systems 315 MHz
    Flyback Transformer Drivers
    Fire siren



    Top