1Hz Timebase For Readout And Counter Applications


Posted on May 6, 2012

This counter makes direct readout of frequency-generating equipment very easy when a 1-H


1Hz Timebase For Readout And Counter Applications
Click here to download the full size of the above Circuit.

z time-base is added to latch, reset, and the count signal is conditioned. This design has the flexibility to select either polarity. By differentiating, inverting, and ORing the clock pulses in XOR gate U2A, a stream of 1-Hz, positive, 200-/as pulses is generated. For latching, the 1-Hz stream is again differentiated in U2B, input 1 to supply a 50-/as pulse. Though U2B"s output goes from high to low, it can be reversed, by making input 2 low. Because the reset pulse must occur after the latch signal, the 1-Hz stream from U2A is delayed 100 at U2C input 1. The output-pulse polarity is determined by making U2C"s input 2 either high or low.




Leave Comment

characters left:

New Circuits

.

 


Popular Circuits

Voltage-Level Indicator
Arduino While Loop
LED Brake/Rear Light Specifically for motorcycles Circuit diagram
Linear Light Dimmer by Power Mosfet
quick question about dimmers
ISL6553 Microprocessor CORE Voltage Regulator 2 Phase Buck PWM Controller
One Receiver
Free Energy Schematic
RF MODULATOR
Field circuit diagram of the needle



Top