Bus masters diagram


Posted on Feb 7, 2014

It is possible to add bus masters to the system, but a different bus architecture would be required, since the Integrator/CP uses the AHB-Lite bus protocol, which allows only one bus master (the ARM CPU core). One way to add bus masters in a Logic Tile would be to instantiate a bridge in the IM-LT3 FPGA, and splitting the Z[127:0] bus at the IM-LT3.


Bus masters diagram
Click here to download the full size of the above Circuit.

The custom masters (and slaves) could then exist on the upper segment of this bus, and the Integrator/CP's AHB-Lite System bus would continue to exist on the lower segment of the bus.




Leave Comment

characters left:

Related Circuits

  • New Circuits

    .

     


    Popular Circuits

    SOLAR REVOLVER
    Motorcycle Alarm
    Stopwatch 0-99 seconds (MC14518B)
    40W FM transmitter with valve EL34
    Battery charger and PSU
    Fiber-optic-transmitter
    51 one-chip computer ADC0804 analog to digital converter studies
    AB Transistor Audio Power Amplifier
    TB6600 5A Single Axis 5A CNC Stepper Driver For CNC Milling Machine DIY Max 50V
    4-Bit Computer
    lm358 alkaline battery charger circuit



    Top