PLL Circuits

  

A phase-locked loop or phase lock loop (PLL) is a control system that tries to generate an output signal whose phase is related to the phase of the input "reference" signal. It is an electronic circuit consisting of a variable frequency oscillator and a phase detector. This circuit compares the phase of the input signal with the phase of the signal derived from its output oscillator and adjusts the frequency of its oscillator to keep the phases matched. The signal from the phase detector is used to control the oscillator in a feedback loop.

 
Phase-locked loops are widely used in radio, telecommunications, computers and other electronic applications. They may generate stable frequencies, recover a signal from a noisy communication channel, or distribute clock timing pulses in digital logic designs such as microprocessors. Since a single integrated circuit can provide a complete phase-locked-loop building block, the technique is widely used in modern electronic devices, with output frequencies from a fraction of a hertz up to many gigahertz.
 
There are several variations of PLLs. Some terms that are used are analog phase-locked loop (APLL) also referred to as a linear phase-locked loop (LPLL), digital phase-locked loop (DPLL), all digital phase-locked loop (ADPLL), and software phase-locked loop (SPLL).[8]
 
Analog or Linear PLL (LPLL)
Phase detector is an analog multiplier. Loop filter is active or passive. Uses a Voltage-controlled oscillator (VCO).
Digital PLL (DPLL)
An analog PLL with a digital phase detector (such as XOR, edge-trigger JK, phase frequency detector). May have digital divider in the loop.
All digital PLL (ADPLL)
Phase detector, filter and oscillator are digital. Uses a numerically-controlled oscillator (NCO).
Software PLL (SPLL)
Functional blocks are implemented by software rather than specialized hardware.
 
 

 

 

News

Determining the angle resolution of all-digital PLL-based resolver-to-digital converters

Determining the angle resolution of all-digital PLL -based resolver-to-digital converters EDN.com In this article, we determine the angle resolution of RDCs based on the common all-digital phase - locked loop (ADPLL)...

Feb 26, 2017

The Challenges of Implementing IEEE 1588 Clients

Electronic Design The Challenges of Implementing IEEE 1588 Clients Electronic Design A processor that can run the IEEE 1588 Precision Time Protocol (PTP). • The processor also has to run a servo algorithm and interface...

Mar 2, 2017

Phase Locked Oscillator performs at temperature range of -30 to 85°C.

Phase Locked Oscillator performs at temperature range of -30 to 85°C. ThomasNet News (press release) (blog) The SFS0990C-LF is a preprogrammed synthesizer that is phase locked at 990MHz to an external 10MHz reference...

Feb 27, 2017

LINEAR TECHNOLOGY CORPORATION (NASDAQ:LLTC) Files An 8-K Completion of Acquisition or Disposition of ...

LINEAR TECHNOLOGY CORPORATION (NASDAQ:LLTC) Files An 8-K Completion of Acquisition or Disposition of ... Market Exclusive The Company's principal product categories include amplifiers, high speed amplifiers, voltage...

Mar 10, 2017

Imec, Holst Centre present a digital receiver excelling in energy efficiency and small size for Bluetooth 5

ElectroIQ (blog) Imec, Holst Centre present a digital receiver excelling in energy efficiency and small size for Bluetooth 5 ElectroIQ (blog) The receiver employs digital phase-tracking to directly translate the RF...

Mar 9, 2017

Friday Quiz: Phase-Locked Loops

Friday Quiz: Phase - Locked Loops EE Times The phase - locked loop ( PLL ) came into existence around 1932 but only gained in importance in the 1970s. Since, then, it's become a staple in communications systems...

Jan 13, 2017

Mouser – Wide variety of the latest evaluation boards available ...

Electropages (blog) Mouser – Wide variety of the latest evaluation boards available ... Electropages (blog) Mouser offers a wide variety of the latest evaluation boards from Analog Devices for its engineering...

Mar 15, 2017

Bellway PLC (LON:BWY) Overweight Rating Reiterated at JP Morgan Cazenove, Linear Technology (LLTC) SI ...

Bellway PLC (LON:BWY) Overweight Rating Reiterated at JP Morgan Cazenove, Linear Technology (LLTC) SI ... HuronReport The Company's principal product categories include amplifiers, high speed amplifiers, voltage...

Mar 22, 2017

Skyworks Solutions, Inc. (SWKS) Files Form 4 Insider Selling : Peter L Gammel Sells 1500 Shares

Skyworks Solutions, Inc. (SWKS) Files Form 4 Insider Selling : Peter L Gammel Sells 1500 Shares Energy Index ... (RF) subsystems isolators lighting and display solutions mixers modulators optocouplers optoisolators phase...

Mar 20, 2017

Blue Danube Selects MaxLinear Clock Jitter Cleaner Product for Massive MIMO Wireless Systems

Blue Danube Selects MaxLinear Clock Jitter Cleaner Product for Massive MIMO Wireless Systems Business Wire (press release) Operating at less than 700mW, the PM7531 integrates high-performance phase - lock loops ( PLLs )...

Feb 27, 2017

Units & Modules